Datasheet4U Logo Datasheet4U.com

MM74HC165 - Parallel-in/Serial-out 8-Bit Shift Register

General Description

The MM74HC165 high speed PARALLEL-IN/SERIAL-OUT SHIFT REGISTER utilizes advanced silicon-gate CMOS technology.

It has the low power consumption and high noise immunity of standard CMOS integrated circuits, along with the ability to drive 10 LS-TTL loads.

Key Features

  • s Typical propagation delay: 20 ns (clock to Q) s Wide operating supply voltage range: 2.
  • 6V s Low input current: 1 µA maximum s Low quiescent supply current: 80 µA maximum (74HC Series) s Fanout of 10 LS-TTL loads Ordering Code: Order Number MM74HC165M MM74HC165SJ MM74HC165MTC MM74HC165 Package Number M16A M16D MTC16 N16E Package.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
MM74HC160 Synchronous Binary Counter National Semiconductor
MM74HC161 Synchronous Binary Counter National Semiconductor
MM74HC162 Synchronous Binary Counter National Semiconductor
MM74HC163 Synchronous Binary Counter National Semiconductor
MM74HC11 Triple 3-Input AND Gate National

Other Datasheets by Fairchild (now onsemi)

Part Number Description
MM74HC161 Synchronous Binary Counter with Asynchronous Clear . Synchronous Binary Counter with Synchronous Clear
MM74HC163 Synchronous Binary Counter with Asynchronous Clear . Synchronous Binary Counter with Synchronous Clear
MM74HC164 8-Bit Serial-in/Parallel-out Shift Register
MM74HC123A Dual Retriggerable Monostable Multivibrator
MM74HC125 3-STATE Quad Buffers

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
MM74HC165 Parallel-in/Serial-out 8-Bit Shift Register September 1983 Revised February 1999 MM74HC165 Parallel-in/Serial-out 8-Bit Shift Register General Description The MM74HC165 high speed PARALLEL-IN/SERIAL-OUT SHIFT REGISTER utilizes advanced silicon-gate CMOS technology. It has the low power consumption and high noise immunity of standard CMOS integrated circuits, along with the ability to drive 10 LS-TTL loads. This 8-bit serial shift register shifts data from QA to QH when clocked. Parallel inputs to each stage are enabled by a low level at the SHIFT/LOAD input. Also included is a gated CLOCK input and a complementary output from the eighth bit. Clocking is accomplished through a 2-input NOR gate permitting one input to be used as a CLOCK INHIBIT function.