Datasheet4U Logo Datasheet4U.com

MM74HC240 - Inverting Octal 3-STATE Buffer

General Description

The MM74HC240 3-STATE buffer utilizes advanced silicon-gate CMOS technology.

It possesses high drive current outputs which enable high speed operation even when driving large bus capacitances.

Key Features

  • s Typical propagation delay: 12 ns s 3-STATE outputs for connection to system buses s Wide power supply range: 2.
  • 6V s Low quiescent supply current: 80 µA (74 Series) s Output current: 6 mA Ordering Code: Order Number MM74HC240WM MM74HC240SJ MM74HC240MTC MM74HC240N Package Number M20B M20D MTC20 N20A Package.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
MM74HC244 Octal 3-STATE Buffer ON Semiconductor
MM74HC245A Octal TRI-STATE Transceiver National
MM74HC299 8-Bit TRI-STATE Universal Shift Register National
MM74HC00 Quad 2-Input NAND Gate ON Semiconductor
MM74HC00 Quad 2-Input NAND Gate National Semiconductor

Other Datasheets by Fairchild (now onsemi)

Part Number Description
MM74HC244 Octal 3-STATE Buffer
MM74HC245A Octal 3-STATE Transceiver
MM74HC221A Dual Non-Retriggerable Monostable Multivibrator
MM74HC251 8-Channel 3-STATE Multiplexer
MM74HC259 8-Bit Addressable Latch/3-to-8 Line Decoder

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
MM74HC240 Inverting Octal 3-STATE Buffer September 1983 Revised August 2000 MM74HC240 Inverting Octal 3-STATE Buffer General Description The MM74HC240 3-STATE buffer utilizes advanced silicon-gate CMOS technology. It possesses high drive current outputs which enable high speed operation even when driving large bus capacitances. These circuits achieve speeds comparable to low power Schottky devices, while retaining the advantage of CMOS circuitry, i.e., high noise immunity and low power consumption. It has a fanout of 15 LS-TTL equivalent inputs. The MM74HC240 is an inverting buffer and has two active LOW enables (1G and 2G). Each enable independently controls 4 buffers. All inputs are protected from damage due to static discharge by diodes to VCC and ground.