Datasheet4U Logo Datasheet4U.com

MM74HC245A - Octal 3-STATE Transceiver

General Description

The MM74HC245A 3-STATE bidirectional buffer utilizes advanced silicon-gate CMOS technology, and is intended for two-way asynchronous communication between data buses.

It has high drive current outputs which enable high speed operation even when driving large bus capacitances.

Key Features

  • s Typical propagation delay: 13 ns s Wide power supply range: 2.
  • 6V s Low quiescent current: 80 PA maximum (74 HC) s 3-STATE outputs for connection to bus oriented systems s High output drive: 6 mA (minimum) s Same as the 645 Ordering Code: Order Number Package Number Package.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
MM74HC245A Octal TRI-STATE Transceiver National
MM74HC244 Octal 3-STATE Buffer ON Semiconductor
MM74HC299 8-Bit TRI-STATE Universal Shift Register National
MM74HC00 Quad 2-Input NAND Gate ON Semiconductor
MM74HC00 Quad 2-Input NAND Gate National Semiconductor

Other Datasheets by Fairchild (now onsemi)

Part Number Description
MM74HC240 Inverting Octal 3-STATE Buffer
MM74HC244 Octal 3-STATE Buffer
MM74HC221A Dual Non-Retriggerable Monostable Multivibrator
MM74HC251 8-Channel 3-STATE Multiplexer
MM74HC259 8-Bit Addressable Latch/3-to-8 Line Decoder

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
MM74HC245A Octal 3-STATE Transceiver September 1983 Revised May 2005 MM74HC245A Octal 3-STATE Transceiver General Description The MM74HC245A 3-STATE bidirectional buffer utilizes advanced silicon-gate CMOS technology, and is intended for two-way asynchronous communication between data buses. It has high drive current outputs which enable high speed operation even when driving large bus capacitances. This circuit possesses the low power consumption and high noise immunity usually associated with CMOS circuitry, yet has speeds comparable to low power Schottky TTL circuits. This device has an active LOW enable input G and a direction control input, DIR. When DIR is HIGH, data flows from the A inputs to the B outputs. When DIR is LOW, data flows from the B inputs to the A outputs.