Datasheet4U Logo Datasheet4U.com

MM74HC373 - 3-STATE Octal D-Type Latch

Datasheet Summary

Description

The MM74HC373 high speed octal D-type latches utilize advanced silicon-gate CMOS technology.

They possess the high noise immunity and low power consumption of standard CMOS integrated circuits, as well as the ability to drive 15 LS-TTL loads.

Features

  • s Typical propagation delay: 18 ns s Wide operating voltage range: 2 to 6 volts s Low input current: 1 PA maximum s Low quiescent current: 80 PA maximum (74 Series) s Output drive capability: 15 LS-TTL loads Ordering Code: Order Number Package Number Package.

📥 Download Datasheet

Datasheet preview – MM74HC373

Datasheet Details

Part number MM74HC373
Manufacturer Fairchild
File Size 125.51 KB
Description 3-STATE Octal D-Type Latch
Datasheet download datasheet MM74HC373 Datasheet
Additional preview pages of the MM74HC373 datasheet.

📁 Similar Datasheet

  • MM74HC374 - Octal Flip-Flop (National Semiconductor)
  • MM74HC374 - 3-STATE Octal D-Type Flip-Flop (ON Semiconductor)
  • MM74HC32 - Quad 2-Input OR Gate (ON Semiconductor)
  • MM74HC34 - Non-Inverter (National Semiconductor)
  • MM74HC365 - Hex TRI-STATE Buffer Inverting Hex TRI-STATE Buffer Hex TRI-STATE Buffer Inverting Hex TRI-STATE Buffer (National)
  • MM74HC366 - Hex TRI-STATE Buffer Inverting Hex TRI-STATE Buffer Hex TRI-STATE Buffer Inverting Hex TRI-STATE Buffer (National)
  • MM74HC367 - Hex TRI-STATE Buffer Inverting Hex TRI-STATE Buffer Hex TRI-STATE Buffer Inverting Hex TRI-STATE Buffer (National)
  • MM74HC368 - Hex TRI-STATE Buffer Inverting Hex TRI-STATE Buffer Hex TRI-STATE Buffer Inverting Hex TRI-STATE Buffer (National)
  • MM74HC00 - Quad 2-Input NAND Gate (ON Semiconductor)
  • MM74HC00 - Quad 2-Input NAND Gate (National Semiconductor)
Other Datasheets by Fairchild

Full PDF Text Transcription

Click to expand full text
MM74HC373 3-STATE Octal D-Type Latch September 1983 Revised May 2005 MM74HC373 3-STATE Octal D-Type Latch General Description The MM74HC373 high speed octal D-type latches utilize advanced silicon-gate CMOS technology. They possess the high noise immunity and low power consumption of standard CMOS integrated circuits, as well as the ability to drive 15 LS-TTL loads. Due to the large output drive capability and the 3-STATE feature, these devices are ideally suited for interfacing with bus lines in a bus organized system. When the LATCH ENABLE input is HIGH, the Q outputs will follow the D inputs. When the LATCH ENABLE goes LOW, data at the D inputs will be retained at the outputs until LATCH ENABLE returns HIGH again.
Published: |