Datasheet4U Logo Datasheet4U.com

MM74HC393 - Dual 4-Bit Binary Counter

General Description

The MM74HC393 counter circuits contain independent ripple carry counters and utilize advanced silicon-gate CMOS technology.

The MM74HC393 contains two 4-bit ripple carry binary counters, which can be cascaded to create a single divide-by-256 counter.

Key Features

  • s Typical operating frequency: 50 MHz s Typical propagation delay: 13 ns (Ck to QA) s Wide operating supply voltage range: 2.
  • 6V s Low input current:.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
MM74HC32 Quad 2-Input OR Gate ON Semiconductor
MM74HC34 Non-Inverter National Semiconductor
MM74HC365 Hex TRI-STATE Buffer Inverting Hex TRI-STATE Buffer Hex TRI-STATE Buffer Inverting Hex TRI-STATE Buffer National
MM74HC366 Hex TRI-STATE Buffer Inverting Hex TRI-STATE Buffer Hex TRI-STATE Buffer Inverting Hex TRI-STATE Buffer National
MM74HC367 Hex TRI-STATE Buffer Inverting Hex TRI-STATE Buffer Hex TRI-STATE Buffer Inverting Hex TRI-STATE Buffer National

Other Datasheets by Fairchild (now onsemi)

Part Number Description
MM74HC32 Quad 2-Input OR Gate
MM74HC373 3-STATE Octal D-Type Latch
MM74HC374 3-STATE Octal D-Type Flip-Flop
MM74HC00 Quad 2-Input NAND Gate
MM74HC02 Quad 2-Input NOR Gate

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
MM74HC393 Dual 4-Bit Binary Counter September 1983 Revised February 1999 MM74HC393 Dual 4-Bit Binary Counter General Description The MM74HC393 counter circuits contain independent ripple carry counters and utilize advanced silicon-gate CMOS technology. The MM74HC393 contains two 4-bit ripple carry binary counters, which can be cascaded to create a single divide-by-256 counter. Each of the two 4-bit counters is incremented on the HIGHto-LOW transition (negative edge) of the clock input, and each has an independent clear input. When clear is set HIGH all four bits of each counter are set to a low level. This enables count truncation and allows the implementation of divide-by-N counter configurations. Each of the counters outputs can drive 10 low power Schottky TTL equivalent loads.