Datasheet4U Logo Datasheet4U.com

MM74HC4514 - 4-to-16 Line Decoder with Latch

Datasheet Summary

Description

The MM74HC4514 utilizes advanced silicon-gate CMOS technology, which is well suited to memory address decoding or data routing application.

It possesses high noise immunity and low power dissipation usually associated with CMOS circuitry, yet speeds comparable to low power Schottky TTL circuits.

Features

  • s Typical propagation delay: 18 ns s Low quiescent power: 80 µA maximum (74HC Series) s Low input current: 1 µA maximum s Fanout of 10 LS-TTL loads (74HC Series) Ordering Code: Order Number MM74HC4514WM MM74HC4514MTC MM74HC4514N Package Number M24B MTC24 N24C Package.

📥 Download Datasheet

Datasheet preview – MM74HC4514

Datasheet Details

Part number MM74HC4514
Manufacturer Fairchild
File Size 73.65 KB
Description 4-to-16 Line Decoder with Latch
Datasheet download datasheet MM74HC4514 Datasheet
Additional preview pages of the MM74HC4514 datasheet.
Other Datasheets by Fairchild

Full PDF Text Transcription

Click to expand full text
MM74HC4514 4-to-16 Line Decoder with Latch February 1984 Revised February 2000 MM74HC4514 4-to-16 Line Decoder with Latch General Description The MM74HC4514 utilizes advanced silicon-gate CMOS technology, which is well suited to memory address decoding or data routing application. It possesses high noise immunity and low power dissipation usually associated with CMOS circuitry, yet speeds comparable to low power Schottky TTL circuits. It can drive up to 10 LS-TTL loads. The MM74HC4514 contain a 4-to-16 line decoder and a 4bit latch. The latch can store the data on the select inputs, thus allowing a selected output to remain HIGH even though the select data has changed. When the LATCH ENABLE input to the latches is HIGH the outputs will change with the inputs.
Published: |