Datasheet4U Logo Datasheet4U.com

MM74HC574 - 3-STATE Octal D-Type Edge-Triggered Flip-Flop

General Description

The MM74HC574 high speed octal D-type flip-flops utilize advanced silicon-gate P-well CMOS technology.

They possess the high noise immunity and low power consumption of standard CMOS integrated circuits, as well as the ability to drive 15 LS-TTL loads.

Key Features

  • s Typical propagation delay: 18 ns s Wide operating voltage range: 2V.
  • 6V s Low input current: 1 µA maximum s Low quiescent current: 80 µA maximum s Compatible with bus-oriented systems s Output drive capability: 15 LS-TTL loads Ordering Code: Order Number MM74C574WM MM74C574SJ MM74C574MTC MM74C574N Package Number M20B M20D MTC20 N20A Package.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
MM74HC574 Octal D-Type Flip-FLop National Semiconductor
MM74HC574 3-State Octal D-Type Edge-Triggered Flip-Flop ON Semiconductor
MM74HC51 AND-OR-Invert Gate National Semiconductor
MM74HC533 Octal D-Type Latch National Semiconductor
MM74HC541 Octal 3-STATE Buffer Fairchild Semiconductor

Other Datasheets by Fairchild (now onsemi)

Part Number Description
MM74HC573 3-STATE Octal D-Type Latch
MM74HC540 Inverting Octal 3-STATE Buffer
MM74HC589 8-Bit Shift Registers with Input Latches and 3-STATE Serial Output
MM74HC594 8-Bit Shift Register with Output Registers
MM74HC595 8-Bit Shift Registers

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
MM74HC574 3-STATE Octal D-Type Edge-Triggered Flip-Flop September 1983 Revised February 1999 MM74HC574 3-STATE Octal D-Type Edge-Triggered Flip-Flop General Description The MM74HC574 high speed octal D-type flip-flops utilize advanced silicon-gate P-well CMOS technology. They possess the high noise immunity and low power consumption of standard CMOS integrated circuits, as well as the ability to drive 15 LS-TTL loads. Due to the large output drive capability and the 3-STATE feature, these devices are ideally suited for interfacing with bus lines in a bus organized system. These devices are positive edge triggered flip-flops. Data at the D inputs, meeting the set-up and hold time requirements, are transferred to the Q outputs on positive going transitions of the CLOCK (CK) input.