Datasheet4U Logo Datasheet4U.com

NC7SP38 - TinyLogic ULP 2-Input NAND Gate

Description

The NC7SP38 is a single 2-Input NAND Gate with open drain output stage from Fairchild’s Ultra Low Power (ULP) series of TinyLogic.

Ideal for applications where battery life is critical, this product is designed for ultra low power consumption within the VCC operating range of 0.9V to 3.6V VCC.

Features

  • s 0.9V to 3.6V VCC supply operation s 3.6V overvoltage tolerant I/O’s at VCC from 0.9V to 3.6V s tPD 3.0 ns typ for 3.0V to 3.6V VCC 4.0 ns typ for 2.3V to 2.7V VCC 5.0 ns typ for 1.65V to 1.95V VCC 6.0 ns typ for 1.40V to 1.60V VCC 9.0 ns typ for 1.10V to 1.30V VCC 24.0 ns typ for 0.90V VCC s Power-Off high impedance inputs and outputs s Static Drive (IOH/IOL) ±2.6 mA @ 3.00V VCC ±2.1 mA @ 2.30V VCC ±1.5 mA @ 1.65V VCC ±1.0 mA @ 1.40V VCC ±0.5 mA @ 1.10V VCC ±20 µA @ 0.9V VCC s Uses patented Q.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
NC7SP38 TinyLogic ULP-A NAND Gate ON Semiconductor
NC7SP32 TinyLogic ULP-A OR Gate ON Semiconductor
NC7SP34 TinyLogic ULP-A Buffer ON Semiconductor
NC7SP00 TinyLogic ULP-A NAND Gate ON Semiconductor
NC7SP02 TinyLogic ULP-A NOR Gate ON Semiconductor

Other Datasheets by Fairchild (onsemi)

Part Number Description
NC7SP32 TinyLogic ULP 2-Input OR Gate
NC7SP34 TinyLogic ULP Single Buffer
NC7SP00 TinyLogic ULP 2-Input NAND Gate
NC7SP02 TinyLogic ULP 2-Input NOR Gate
NC7SP04 TinyLogic ULP Inverter

Full PDF Text Transcription

Click to expand full text
NC7SP38 TinyLogic ULP 2-Input NAND Gate (Open Drain Output) August 2002 Revised May 2003 NC7SP38 TinyLogic ULP 2-Input NAND Gate (Open Drain Output) General Description The NC7SP38 is a single 2-Input NAND Gate with open drain output stage from Fairchild’s Ultra Low Power (ULP) series of TinyLogic. Ideal for applications where battery life is critical, this product is designed for ultra low power consumption within the VCC operating range of 0.9V to 3.6V VCC. The internal circuit is composed of a minimum of inverter stages, including the output buffer, to enable ultra low static and dynamic power.
Published: |