F81866A - 6 UARTs Super IO

Datasheet Summary

Description

& Timing (see section 6.8) 4.

Add AMD TSI & Intel PECI 3.0 (see section 6.10) 5.

Add OVP Description (see section 6.11) 6.

Features

11 3. Block Diagram 15 4. Pin Configuration 16 5. Pin.

Fintek

📥 Download Datasheet

Datasheet Details

Part number	F81866A
Manufacturer	Fintek
File Size	2.07 MB
Description	6 UARTs Super IO
Datasheet	F81866A Datasheet
Additional preview pages of the F81866A datasheet.

📁 Similar Datasheet

F81865 - Super IO (Feature Integration Technology)
F811CPL - IF Filter for TV(PIF+SIF) (Fujitsu Media Devices Limited)
F81216 - LPC to 4 UART (Feature Integration Technology)
F81216AD - LPC to 4 UART + 9-bit Protocol (Feature Integration Technology)
F81218 - ISA/LPC to 6 UART (Feature Integration Technology)
F81232 - USB to UART Chip (Feature Integration Technology)
F81438 - Single 5V RS232/RS422/RS485 Multiprotocol Transceiver (Feature Integration Technology)
F8152 - SAW Bandpass Filter (Integrated Technology Future)

Other Datasheets by Fintek

Full PDF Text Transcription

Click to expand full text

F81866A F81866A 6 UARTs Super IO With 128 Bytes FIFO and Power Saving Functions Release Date: Jan, 2012 Version: V0.12P Jan, 2012 V0.12P F81866A F81866A Datasheet Revision History Version V0.10P V0.11P V0.12P Date 2011/10/07 2011/11/09 2012/01/13 Page - - Revision History Preliminary 1. Made Clarification & Modification 2. Update All Register Reset Type 3. Add ACPI Related Description & Timing (see section 6.8) 4. Add AMD TSI & Intel PECI 3.0 (see section 6.10) 5. Add OVP Description (see section 6.11) 6. Add Multi Function Registers 7. Update Application Circuit (Add Soft Start Circuit to 5VSB & FAN Power) 1.Made Clarification & Modification 2.PS/2 Swap Register ⎯ Index FEh, bit 3-0 3.Add ERP (Fintek G3’) Timing (Section 6.8.3) 4.

Published: Jan 4, 2025 |