56F8156 Datasheet PDF - Freescale Semiconductor (56F8156 / 56F8356) 16-bit Digital Signal Controllers Specs

56F8156 - (56F8156 / 56F8356) 16-bit Digital Signal Controllers

Datasheet Summary

Description

in Table 2-2, added note to Table 10-7 and clarified Section 12.3.

Added output voltage maximum value and note to clarify in Table 10-1; also removed overall life expectancy note, since life expectancy is dependent on customer usage and must be determined by reliability engineering.

Features

in italics are NOT available in the 56F8156 device.
Up to 60 MIPS at 60MHz core frequency.
DSP and MCU functionality in a unified, C-efficient architecture.
Access up to 1MB of off-chip program and data memory.
Chip Select Logic for glueless interface to ROM and SRAM.
256KB of Program Flash.
4KB of Program RAM.
8KB of Data Flash.
16KB of Data RAM.
16KB of Boot Flash.
Up to two 6-channel PWM modules.

Datasheet Details

Part number	56F8156
Manufacturer	Freescale Semiconductor
File Size	2.39 MB
Description	(56F8156 / 56F8356) 16-bit Digital Signal Controllers
Datasheet	56F8156 Datasheet
Additional preview pages of the 56F8156 datasheet.

📁 Similar Datasheet

56F8122 - 16-bit Hybrid Controllers (Motorola Inc)

56F801 - 16-bit Hybrid Controller (Motorola)

56F8011 - (56F8011 / 56F8013) 16-Bit Digital Signal Controller (Motorola Semiconductor)

56F8013 - (56F8011 / 56F8013) 16-Bit Digital Signal Controller (Motorola Semiconductor)

56F802 - 56F802 16-bit Hybrid Controller (Motorola)

56F8023 - 16-bit Digital Signal Controllers (Motorola Semiconductor)

56F8025 - 16-bit Digital Signal Controllers (Motorola Semiconductor)

56F803 - 16-bit Hybrid Controller (Motorola)

56F8033 - 16-bit Digital Signal Controllers (Motorola Semiconductor)

56F8035 - 16-bit Digital Signal Controllers (Motorola Semiconductor)

Full PDF Text Transcription

Click to expand full text

www.DataSheet4U.com 56F8356/56F8156 Data Sheet Preliminary Technical Data 56F8300 16-bit Digital Signal Controllers MC56F8356 Rev. 13 01/2007 freescale.com Document Revision History Version History Rev 1.0 Rev 2.0 Initial Public Release Added Package Pins to GPIO Table in Part 8 General Purpose Input/Output (GPIO). Added “Typical Min” values to Table 10-18. Editing grammar, spelling, consistency of language throughout family. Updated values in Regulator Parameters Table 10-9, External Clock Operation Timing Requirements Table 10-13, SPI Timing Table 10-18, ADC Parameters Table 10-24, and IO Loading Coefficients at 10MHz Table 10-25. Added Part 4.8, added the word “access” to FM Error Interrupt in Table 4-5, documenting only Typ.

Published: Aug 2, 2007 |