Datasheet4U Logo Datasheet4U.com

MC3S12XEP100 - Microcontrollers

General Description

VREG, NVM electrical parameter updates Use of external regulator now prohibited Corrected package option code.

Added dataflash to derivative table.

Included revision history in module sections Removed internal text NVM timing parameters, PLL parameters.

Key Features

  • . . 21 1.1.2 Modes of Operation.
  • . . . 25 1.1.3 Block Diagram.
  • . . 26 1.1.4 Device Memory Map.
  • . . 27 1.1.5 Address.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
MC3000 Gate Motorola Semiconductor
MC3001 Gate Motorola Semiconductor
MC3005F Triple 3-Input NAND Gate Motorola Semiconductor
MC3005L Triple 3-Input NAND Gate Motorola Semiconductor
MC3005P Triple 3-Input NAND Gate Motorola Semiconductor

Other Datasheets by Freescale Semiconductor (now NXP Semiconductors)

Part Number Description
MC3S12HN32 (MC3S12Hxxx) HCS12 Microcontrollers
MC3S12HN64 (MC3S12Hxxx) HCS12 Microcontrollers
MC3S12HZ128 (MC3S12Hxxx) HCS12 Microcontrollers
MC3S12HZ256 (MC3S12Hxxx) HCS12 Microcontrollers
MC3S12HZ32 (MC3S12Hxxx) HCS12 Microcontrollers

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
MC9S12XEP100 Reference Manual Covers MC9S12XE Family www.DataSheet4U.com HCS12 Microcontrollers MC9S12XEP100 Rev. 1.07 05/2007 freescale.com To provide the most up-to-date information, the revision of our documents on the World Wide Web will be the most current. Your printed copy may be an earlier revision. To verify you have the latest information available, refer to: http://freescale.com/ A full list of family members and options is included in the appendices. The following revision history table summarizes changes contained in this document. This document contains information for all constituent modules, with the exception of the S12X CPU. For S12X CPU information please refer to the CPU S12 Reference Manual Version 2 . Revision History Date Oct, 2006 Revision Level 1.