Datasheet4U Logo Datasheet4U.com

MPC8250 - PowerQUICC II

Key Features

  • ssue integer core.
  • A core version of the MPC603e microprocessor.
  • System core microprocessor supporting frequencies of 150.
  • 200 MHz.
  • Separate 16-Kbyte data and instruction caches:.
  • Four-way set associative.
  • Physically addressed.
  • LRU replacement algorithm.
  • PowerPC architecture-compliant memory management unit (MMU).
  • Common on-chip processor (COP) test interface.
  • High-performance (4.4.
  • 5.1 SPEC95 benchmar.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
MPC8255 MPC826xA (HiP4) Family Hardware Specifications Motorola
MPC8200 PASSIVE DEVICES - MMSM Capacitors Microsemi
MPC823 AC Electrical Specifications Motorola
MPC8240EC microprocessor Motorola
MPC8245 Integrated Processor Freescale

Other Datasheets by Freescale Semiconductor (now NXP Semiconductors)

Part Number Description
MPC821 PowerPC Personal Syetems Microprocessor
MPC8241 Intergrated Processor
MPC8272EC PowerQUICC II Family Hardware Specifications
MPC8308 PowerQUICC II Pro Processor Hardware Specification
MPC8313E Processor Hardware Specifications

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
www.DataSheet4U.com Freescale Semiconductor, Inc. Advance Information MPC8250TS/D Rev. 0.1, 11/2001 MPC8250 PowerQUICC ™ II Technical Summary Freescale Semiconductor, Inc... The MPC8250 PowerQUICC II is a versatile communications processor that integrates a high-performance G2 microprocessor, a flexible system integration unit, and many communications peripheral controllers that can be used in a variety of applications, particularly in communications and networking systems. The MPC8250 is a Footprint-compatible, lower-cost version of the MPC8260. The core is an embedded variant of the 603e microprocessor, referred to as the G2 core, with 16 Kbytes of instruction cache, 16 Kbytes of data cache, and a floating-point unit (FPU).