Datasheet4U Logo Datasheet4U.com

CS101 - Standard Cell

General Description

CS101 series, a 90 nm standard cell product, is a CMOS ASIC that satisfies user’s demands for lower power consumption and higher speed.

The leakage current of the transistors is the minimum level in the industry.

Key Features

  • Technology : 90 nm Si gate CMOS 7- to 10-metal layers. Low-K (low permittivity) material is used for all dielectric inter-layers. Three different types of core transistors (low leak, standard, and high speed) can be used on the same chip. The design rules comply with industry standard processes. Power supply voltage : +1.2 V ± 0.1 V (standard) Operation junction temperature :.
  • 40 °C to + 125 °C (standard) Gate delay time : tpd = 12 ps (1.2 V, Inverter, F/O = 1) Gate power cons.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
CS1010EA8 Silicon N-Channel Power MOSFET Huajing Microelectronics
CS10150CT-A Super Low Barrier High Voltage Power Rectifier CITC
CS1018 HALL-EFFECT SWITCH Micro Electronics
CS10-12.000MABJTR Surface Mount Crystals Citizen
CS10-12.288MABJTR Surface Mount Crystals Citizen

Other Datasheets by Fujitsu Semiconductor Limited

Part Number Description

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
FUJITSU SEMICONDUCTOR DATA SHEET DS06-20210-2E Semicustom CMOS Standard Cell CS101 Series ■ DESCRIPTION CS101 series, a 90 nm standard cell product, is a CMOS ASIC that satisfies user’s demands for lower power consumption and higher speed. The leakage current of the transistors is the minimum level in the industry. Three types of core transistors with a different threshold voltage can be mixed according to user application. The design rules match industry standards, and a wide range of IP macros are available for use. As well as providing a maximum of 100 million gates, approximately twice the level of integration achieved in previous products, the power consumption per gate is also reduced by about half to 2.7 nW.