Datasheet4U Logo Datasheet4U.com

CS91 - Standard cell array

Datasheet Summary

Description

The CS91 series 0.11 µm CMOS standard cell is a line of highly integrated CMOS ASICs featuring high speed and low power consumption.

Features

  • Technology.
  • : 0.11 µm silicon-gate CMOS, 5- to 8-layer wiring (Copper is used as wire material. ) , Low-K (2.7) Inter-layer material (Inter-layer material that has low permittivity) Support for high speed, high integration, low leak internal cell set. Capable of incorporating on the same chip. Supply voltage : +1.2 V ± 0.1 V (sta.

📥 Download Datasheet

Datasheet preview – CS91

Datasheet Details

Part number CS91
Manufacturer Fujitsu Media Devices
File Size 129.08 KB
Description Standard cell array
Datasheet download datasheet CS91 Datasheet
Additional preview pages of the CS91 datasheet.

📁 Similar Datasheet

  • CS90-E2GA152MYNS - Disk Ceramic Capacitors (TDK)
  • CS9000 - User Guide (Perle)
  • CS9012 - PNP Transistor (ETC)
  • CS902-A-R - Programmable Power Management IC (Richtek)
  • CS90N03A3 - Silicon N-Channel Power MOSFET (CR Micro)
  • CS90N03A4 - Silicon N-Channel Power MOSFET (CR Micro)
  • CS90N03A8 - Silicon N-Channel Power MOSFET (CR Micro)
  • CS90N03B3 - Silicon N-Channel Power MOSFET (Huajing Microelectronics)
  • CS90N03B4 - Silicon N-Channel Power MOSFET (Huajing Microelectronics)
  • CS9201 - 100 mA Low Dropout Linear Regulator (ON Semiconductor)
Other Datasheets by Fujitsu Media Devices

    Full PDF Text Transcription

    Click to expand full text
    www.DataSheet4U.com FUJITSU SEMICONDUCTOR DATA SHEET DS06-20208-3E Semicustom CMOS Standard cell array CS91 Series ■ DESCRIPTION The CS91 series 0.11 µm CMOS standard cell is a line of highly integrated CMOS ASICs featuring high speed and low power consumption. This series incorporates up to 48 million gates which have a gate delay time of 16 ps, resulting in both integration and speed about three times higher than conventional products. ■ FEATURES • Technology • • • • • • • • • • • • • • • • : 0.11 µm silicon-gate CMOS, 5- to 8-layer wiring (Copper is used as wire material.) , Low-K (2.7) Inter-layer material (Inter-layer material that has low permittivity) Support for high speed, high integration, low leak internal cell set. Capable of incorporating on the same chip.
    Published: |