Datasheet4U Logo Datasheet4U.com

MBM29F040C - 4M (512K X 8) BIT FLASH MEMORY

General Description

The MBM29F040C is a 4M-bit, 5.0 V-only Flash memory organized as 512K bytes of 8 bits each.

The MBM29F040C is offered in a 32-pin PLCC and 32-pin TSOP(I) package.

This device is designed to be programmed in-system with the standard system 5.0 V VCC supply.

Key Features

  • Single 5.0 V read, program and erase Minimizes system level power requirements Compatible with JEDEC-standard commands Uses same software commands as E2PROMs Compatible with JEDEC-standard byte-wide pinouts 32-pin PLCC (Package suffix: PD) 32-pin TSOP(I) (Package suffix: PF) 32-pin TSOP(I) (Package suffix: PFTN.
  • Normal Bend Type, PFTR.
  • Reversed Bend Type) Minimum 100,000 write/erase cycles High performance 55 ns maximum access time Sector erase arc.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
MBM29F040A-12 FLASH MEMORY 4M 512K x 8 BIT Fujitsu
MBM29F040A-70 FLASH MEMORY 4M 512K x 8 BIT Fujitsu
MBM29F040A-90 FLASH MEMORY 4M 512K x 8 BIT Fujitsu
MBM29F002BC-55 2M (256K x 8) BIT FLASH MEMORY Fujitsu
MBM29F002BC-70 2M (256K x 8) BIT FLASH MEMORY Fujitsu

Other Datasheets by Fujitsu Semiconductor Limited

Part Number Description
MBM29F040C-55 4M (512K X 8) BIT FLASH MEMORY
MBM29F040C-70 4M (512K X 8) BIT FLASH MEMORY
MBM29F040C-90 4M (512K X 8) BIT FLASH MEMORY
MBM29F040A FLASH MEMORY 4M 512K x 8 BIT
MBM29F002BC 2M (256K X 8) BIT

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
FUJITSU SEMICONDUCTOR DATA SHEET DS05-20842-4E FLASH MEMORY CMOS 4M (512K × 8) BIT MBM29F040C-55/-70/-90 s FEATURES • • • Single 5.0 V read, program and erase Minimizes system level power requirements Compatible with JEDEC-standard commands Uses same software commands as E2PROMs Compatible with JEDEC-standard byte-wide pinouts 32-pin PLCC (Package suffix: PD) 32-pin TSOP(I) (Package suffix: PF) 32-pin TSOP(I) (Package suffix: PFTN – Normal Bend Type, PFTR – Reversed Bend Type) Minimum 100,000 write/erase cycles High performance 55 ns maximum access time Sector erase architecture 8 equal size sectors of 64K bytes each Any combination of sectors can be concurrently erased. Also supports full chip erase.