Datasheet4U Logo Datasheet4U.com

MBM29F800BA - 8M (1M x 8/512K x 16) BIT FLASH MEMORY

This page provides the datasheet information for the MBM29F800BA, a member of the MBM29F800TA 8M (1M x 8/512K x 16) BIT FLASH MEMORY family.

Datasheet Summary

Description

The MBM29F800TA/BA is a 8M-bit, 5.0 V-only Flash memory organized as 1M bytes of 8 bits each or 512K words of 16 bits each.

The MBM29F800TA/BA is offered in a 48-pin TSOP(I) and 44-pin SOP packages.

This device is designed to be programmed in-system with the standard system 5.0 V VCC supply.

Features

  • Single 5.0 V read, write, and erase Minimizes system level power requirements.
  • Compatible with JEDEC-standard commands Uses same software commands as E2PROMs.
  • Compatible with JEDEC-standard world-wide pinouts 48-pin TSOP(I) (Package suffix: PFTN.
  • Normal Bend Type, PFTR.
  • Reversed Bend Type) 44-pin SOP (Package suffix: PF).
  • Minimum 100,000 write/erase cycles.
  • High performance 55 ns maximum access time.
  • Sector erase architectu.

📥 Download Datasheet

Datasheet preview – MBM29F800BA

Datasheet Details

Part number MBM29F800BA
Manufacturer Fujitsu Media Devices
File Size 543.61 KB
Description 8M (1M x 8/512K x 16) BIT FLASH MEMORY
Datasheet download datasheet MBM29F800BA Datasheet
Additional preview pages of the MBM29F800BA datasheet.
Other Datasheets by Fujitsu Media Devices

Full PDF Text Transcription

Click to expand full text
FUJITSU SEMICONDUCTOR DATA SHEET DS05-20841-4E FLASH MEMORY CMOS 8M (1M × 8/512K × 16) BIT MBM29F800TA-55/-70/-90/MBM29F800BA-55/-70/-90 s FEATURES • Single 5.0 V read, write, and erase Minimizes system level power requirements • Compatible with JEDEC-standard commands Uses same software commands as E2PROMs • Compatible with JEDEC-standard world-wide pinouts 48-pin TSOP(I) (Package suffix: PFTN – Normal Bend Type, PFTR – Reversed Bend Type) 44-pin SOP (Package suffix: PF) • Minimum 100,000 write/erase cycles • High performance 55 ns maximum access time • Sector erase architecture One 16K byte, two 8K bytes, one 32K byte, and fifteen 64K bytes. Any combination of sectors can be concurrently erased. Also supports full chip erase.
Published: |