Datasheet4U Logo Datasheet4U.com

MBM29LV004TC-70 - 4M (512K x 8) BIT FLASH MEMORY

This page provides the datasheet information for the MBM29LV004TC-70, a member of the MBM29LV004BC 4M (512K x 8) BIT FLASH MEMORY family.

Datasheet Summary

Features

  • Single 3.0 V read, program, and erase Minimizes system level power requirements.
  • Compatible with JEDEC-standard commands Uses same software commands as E2PROMs.
  • Compatible with JEDEC-standard world-wide pinouts 40-pin TSOP(I) (Package suffix: PTN.
  • Normal Bend Type, PTR.
  • Reversed Bend Type) 40-pin SON (Package suffix: PNS).
  • Minimum 100,000 program/erase cycles.
  • High performance 70 ns maximum access time.
  • Sector erase archite.

📥 Download Datasheet

Datasheet preview – MBM29LV004TC-70

Datasheet Details

Part number MBM29LV004TC-70
Manufacturer Fujitsu
File Size 442.31 KB
Description 4M (512K x 8) BIT FLASH MEMORY
Datasheet download datasheet MBM29LV004TC-70 Datasheet
Additional preview pages of the MBM29LV004TC-70 datasheet.
Other Datasheets by Fujitsu

Full PDF Text Transcription

Click to expand full text
FUJITSU SEMICONDUCTOR DATA SHEET FLASH MEMORY CMOS 4M (512K × 8) BIT DS05-20864-3E MBM29LV004TC-70/-90/-12/MBM29LV004BC-70/-90/-12 s FEATURES • Single 3.0 V read, program, and erase Minimizes system level power requirements • Compatible with JEDEC-standard commands Uses same software commands as E2PROMs • Compatible with JEDEC-standard world-wide pinouts 40-pin TSOP(I) (Package suffix: PTN – Normal Bend Type, PTR – Reversed Bend Type) 40-pin SON (Package suffix: PNS) • Minimum 100,000 program/erase cycles • High performance 70 ns maximum access time • Sector erase architecture One 16K byte, two 8K bytes, one 32K byte, and seven 64K bytes Any combination of sectors can be concurrently erased.
Published: |