Datasheet4U Logo Datasheet4U.com

MBM29LV017-80 - 16M (2M x 8) BIT FLASH MEMORY

This page provides the datasheet information for the MBM29LV017-80, a member of the MBM29LV017 16M (2M x 8) BIT FLASH MEMORY family.

Datasheet Summary

Features

  • Address specification is not necessary during command sequence.
  • Single 3.0 V read, program and erase Minimizes system level power requirements.
  • Compatible with JEDEC-standard commands Uses same software commands as E2PROMs.
  • Compatible with JEDEC-standard world-wide pinouts 40-pin TSOP (I) (Package suffix: PTN-Normal Bend Type, PTR-Reversed Bend Type) 48-ball FBGA (Package suffix: PBT).
  • Minimum 100,000 program/erase cycles.
  • High performance 8.

📥 Download Datasheet

Datasheet preview – MBM29LV017-80

Datasheet Details

Part number MBM29LV017-80
Manufacturer Fujitsu
File Size 600.94 KB
Description 16M (2M x 8) BIT FLASH MEMORY
Datasheet download datasheet MBM29LV017-80 Datasheet
Additional preview pages of the MBM29LV017-80 datasheet.
Other Datasheets by Fujitsu

Full PDF Text Transcription

Click to expand full text
FUJITSU SEMICONDUCTOR DATA SHEET FLASH MEMORY CMOS 16M (2M × 8) BIT DS05-20857-4E MBM29LV017-80/-90/-12 s FEATURES • Address specification is not necessary during command sequence • Single 3.0 V read, program and erase Minimizes system level power requirements • Compatible with JEDEC-standard commands Uses same software commands as E2PROMs • Compatible with JEDEC-standard world-wide pinouts 40-pin TSOP (I) (Package suffix: PTN-Normal Bend Type, PTR-Reversed Bend Type) 48-ball FBGA (Package suffix: PBT) • Minimum 100,000 program/erase cycles • High performance 80 ns maximum access time • Sector erase architecture Uniform sectors of 64K bytes each Any combination of sectors can be concurrently erased.
Published: |