Datasheet4U Logo Datasheet4U.com

GS74116ATP - 256K X16 4Mb Asynchronous SRAM

This page provides the datasheet information for the GS74116ATP, a member of the GS74116AGP 256K X16 4Mb Asynchronous SRAM family.

Datasheet Summary

Description

Symbol A0 A17 DQ1 DQ16 CE LB UB WE OE VDD VSS NC 8, 10, 12 ns 3.3 V VDD Center VDD and VSS Description Address input Data input/output Chip enable input Lower byte enable input (DQ1 to DQ8) Upper byte enable input (DQ9 to DQ16) Write enable input Output enable input +3.3 V power s

Features

  • Fast access time: 8, 10, 12 ns.
  • CMOS low power operation: 130/105/95 mA at minimum cycle time.
  • Single 3.3 V power supply.
  • All inputs and outputs are TTL-compatible.
  • Byte control.
  • Fully static operation.
  • Industrial Temperature Option:.
  • 40° to 85°C.
  • Package line up J: 400 mil, 44-pin SOJ package GJ: RoHS-compliant 400 mil, 44-pin SOJ package TP: 400 mil, 44-pin TSOP Type II package GP: RoHS-compliant 400 mil, 44-pin T.

📥 Download Datasheet

Datasheet preview – GS74116ATP

Datasheet Details

Part number GS74116ATP
Manufacturer GSI Technology
File Size 623.28 KB
Description 256K X16 4Mb Asynchronous SRAM
Datasheet download datasheet GS74116ATP Datasheet
Additional preview pages of the GS74116ATP datasheet.

📁 Similar Datasheet

  • GS7407 - P-CHANNEL ENHANCEMENT MODE POWER MOSFET (GTM)
  • GS7001 - High Accuracy Linear Li-Lon Battery Charger (GSM)
  • GS7001-84 - High Accuracy Linear Li-Lon Battery Charger (SHOUDING)
  • GS705SD - SURFACE MOUNT SCHOTTKY BARRIER DIODE (GTM)
  • GS7060 - DVB-ASI Deserializer (Gennum)
  • GS706SD - SURFACE MOUNT SCHOTTKY BARRIER DIODE (GTM)
  • GS7103 - 3A Ultra Low Dropout Linear Regulator (GStek)
  • GS7105 - 2A Ultra Low Dropout Linear Regulator (GStek)
  • GS7107 - Low Noise 200mA LDO Regulator (GStek)
  • GS7108 - Low Noise 150mA LDO Regulator (GStek)
Other Datasheets by GSI Technology

Full PDF Text Transcription

Click to expand full text
GS74116ATP/J/X SOJ, TSOP, FP-BGA Commercial Temp Industrial Temp Features • Fast access time: 8, 10, 12 ns • CMOS low power operation: 130/105/95 mA at minimum cycle time • Single 3.
Published: |