Datasheet4U Logo Datasheet4U.com

GS81032AT - 32K x 32 / 1M Synchronous Burst SRAM

General Description

The GS81032A is a 1,048,576-bit high performance synchronous SRAM with a 2-bit burst address counter.

Key Features

  • FT pin for user-configurable flow through or pipeline operation.
  • Single Cycle Deselect (SCD) operation.
  • 3.3 V +10%/.
  • 5% core power supply.
  • 2.5 V or 3.3 V I/O supply.
  • LBO pin for Linear or Interleaved Burst mode.
  • Internal input resistors on mode pins allow floating mode pins.
  • Default to Interleaved Pipeline mode.
  • Byte Write (BW) and/or Global Write (GW) operation.
  • Common data inputs and data outputs.

📥 Download Datasheet

Datasheet Details

Part number GS81032AT
Manufacturer GSI Technology
File Size 648.92 KB
Description 32K x 32 / 1M Synchronous Burst SRAM
Datasheet download datasheet GS81032AT Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
GS81032AT/Q-150/138/133/117/100/66 TQFP, QFP Commercial Temp Industrial Temp Features • FT pin for user-configurable flow through or pipeline operation • Single Cycle Deselect (SCD) operation • 3.3 V +10%/–5% core power supply • 2.5 V or 3.3 V I/O supply • LBO pin for Linear or Interleaved Burst mode • Internal input resistors on mode pins allow floating mode pins • Default to Interleaved Pipeline mode • Byte Write (BW) and/or Global Write (GW) operation • Common data inputs and data outputs • Clock Control, registered, address, data, and control • Internal self-timed write cycle • Automatic power-down for portable applications • JEDEC-standard 100-lead TQFP or QFP package -150 Pipeline tCycle 6.6 3-1-1-1 tKQ 3.8 IDD 270 Flow tCycle 10.5 Through tKQ 9 2-1-1-1 IDD 170 -138 -133 7.25 7.