Datasheet4U Logo Datasheet4U.com

GS8170DW72C - (GS8170DW36C / GS8170DW72C) Double Late Write SigmaRAM

Download the GS8170DW72C datasheet PDF (GS8170DW36C included). The manufacturer datasheet provides complete specifications, pinout details, electrical characteristics, and typical applications for (gs8170dw36c / gs8170dw72c) double late write sigmaram.

Description

Because SigmaRAMs are synchronous devices, address data inputs and read/write control inputs are captured on the rising edge of the input clock.

Write cycles are internally self-timed and initiated by the rising edge of the clock input.

Features

  • Double Late Write mode, Pipelined Read mode.
  • JEDEC-standard SigmaRAM™ pinout and package.
  • 1.8 V +150/.
  • 100 mV core power supply.
  • 1.8 V CMOS Interface.
  • ZQ controlled user-selectable output drive strength.
  • Dual Cycle Deselect.
  • Burst Read and Write option.
  • Fully coherent read and write pipelines.
  • Echo Clock outputs track data output drivers.
  • Byte write operation (9-bit bytes).
  • 2 user-programma.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (GS8170DW36C_GSITechnology.pdf) that lists specifications for multiple related part numbers.

Datasheet Details

Part number GS8170DW72C
Manufacturer GSI Technology
File Size 673.20 KB
Description (GS8170DW36C / GS8170DW72C) Double Late Write SigmaRAM
Datasheet download datasheet GS8170DW72C Datasheet

📁 Similar Datasheet

  • GS810C - Microprocessor Reset Monitors (Vishay Siliconix)
  • GS816118 - (GS816118 - GS816136) Sync Burst SRAMs (GSI)
  • GS816118B - (GS816118B - GS816136B) Sync Burst SRAMs (GSI)
  • GS816132 - (GS816118 - GS816136) Sync Burst SRAMs (GSI)
  • GS816132B - (GS816118B - GS816136B) Sync Burst SRAMs (GSI)
  • GS816136 - (GS816118 - GS816136) Sync Burst SRAMs (GSI)
  • GS816136B - (GS816118B - GS816136B) Sync Burst SRAMs (GSI)
  • GS8161E18 - (GS8161E18 - GS8161E36) Sync Burst SRAMs (GSI)
  • GS8161E32 - (GS8161E18 - GS8161E36) Sync Burst SRAMs (GSI)
  • GS8161E36 - (GS8161E18 - GS8161E36) Sync Burst SRAMs (GSI)
Other Datasheets by GSI Technology

Full PDF Text Transcription

Click to expand full text
Preliminary GS8170DW36/72C-333/300/250/200 209-Bump BGA Commercial Temp Industrial Temp 18Mb Σ1x1Dp CMOS I/O Double Late Write SigmaRAM™ 200 MHz–333 MHz 1.8 V VDD 1.8 V I/O Features • Double Late Write mode, Pipelined Read mode • JEDEC-standard SigmaRAM™ pinout and package • 1.8 V +150/–100 mV core power supply • 1.8 V CMOS Interface • ZQ controlled user-selectable output drive strength • Dual Cycle Deselect • Burst Read and Write option • Fully coherent read and write pipelines • Echo Clock outputs track data output drivers • Byte write operation (9-bit bytes) • 2 user-programmable chip enable inputs • IEEE 1149.
Published: |