Datasheet4U Logo Datasheet4U.com

GS8182T37BGD - 18Mb SigmaDDR-II+ Burst of 2 SRAM

Download the GS8182T37BGD datasheet PDF. This datasheet also covers the GS8182T19BD variant, as both devices belong to the same 18mb sigmaddr-ii+ burst of 2 sram family and are provided as variant models within a single manufacturer datasheet.

Features

  • 2.0 Clock Latency.
  • Simultaneous Read and Write SigmaDDR-II™ Interface.
  • Common I/O bus.
  • JEDEC-standard pinout and package.
  • Double Data Rate interface.
  • Byte Write (x36 and x18) function.
  • Burst of 2 Read and Write.
  • 1.8 V +100/.
  • 100 mV core power supply.
  • 1.5 V or 1.8 V HSTL Interface.
  • Pipelined read operation with self-timed Late Write.
  • Fully coherent read and write pipelines.
  • ZQ pin f.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (GS8182T19BD-GSITechnology.pdf) that lists specifications for multiple related part numbers.

Datasheet Details

Part number GS8182T37BGD
Manufacturer GSI Technology
File Size 177.34 KB
Description 18Mb SigmaDDR-II+ Burst of 2 SRAM
Datasheet download datasheet GS8182T37BGD Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
GS810C Microprocessor Reset Monitors Vishay Siliconix
GS816118 (GS816118 - GS816136) Sync Burst SRAMs GSI
GS816118B (GS816118B - GS816136B) Sync Burst SRAMs GSI
GS816132 (GS816118 - GS816136) Sync Burst SRAMs GSI
GS816132B (GS816118B - GS816136B) Sync Burst SRAMs GSI

Other Datasheets by GSI Technology

Part Number Description
GS8182T37BD 18Mb SigmaDDR-II+ Burst of 2 SRAM
GS8182T36BD 18Mb SigmaDDR-II Burst of 2 SRAM
GS8182T36BGD 18Mb SigmaDDR-II Burst of 2 SRAM
GS8182T08BD 18Mb SigmaDDR-II Burst of 2 SRAM
GS8182T08BGD 18Mb SigmaDDR-II Burst of 2 SRAM

Full PDF Text Transcription

Click to expand full text
GS8182T19/37BD-435/400/375/333/300 165-Bump BGA Commercial Temp Industrial Temp 18Mb SigmaDDR-II+TM Burst of 2 SRAM 435 MHz–300 MHz 1.8 V VDD 1.8 V and 1.5 V I/O Features • 2.0 Clock Latency • Simultaneous Read and Write SigmaDDR-II™ Interface • Common I/O bus • JEDEC-standard pinout and package • Double Data Rate interface • Byte Write (x36 and x18) function • Burst of 2 Read and Write • 1.8 V +100/–100 mV core power supply • 1.5 V or 1.8 V HSTL Interface • Pipelined read operation with self-timed Late Write • Fully coherent read and write pipelines • ZQ pin for programmable output drive strength • IEEE 1149.
Published: |