Datasheet4U Logo Datasheet4U.com

GS832236B - 36Mb S/DCD Sync Burst SRAMs

This page provides the datasheet information for the GS832236B, a member of the GS832218 36Mb S/DCD Sync Burst SRAMs family.

Description

Applications The GS832218/36/72 is a 37,748,736-bit

Features

  • FT pin for user-configurable flow through or pipeline operation.
  • Single/Dual Cycle Deselect selectable.
  • IEEE 1149.1 JTAG-compatible Boundary Scan.
  • ZQ mode pin for user-selectable high/low output drive.
  • 2.5 V +10%/.
  • 10% core power supply.
  • 3.3 V +10%/.
  • 10% core power supply.
  • 2.5 V or 3.3 V I/O supply.
  • LBO pin for Linear or Interleaved Burst mode.
  • Internal input resistors on mode pins allow floating mode.

📥 Download Datasheet

Datasheet preview – GS832236B

Datasheet Details

Part number GS832236B
Manufacturer GSI Technology
File Size 1.20 MB
Description 36Mb S/DCD Sync Burst SRAMs
Datasheet download datasheet GS832236B Datasheet
Additional preview pages of the GS832236B datasheet.

📁 Similar Datasheet

  • GS8331 - 350KHZ Zero-Drift CMOS Rail-to-Rail IO Opamp (GAINSIL)
  • GS8332 - 350KHZ Zero-Drift CMOS Rail-to-Rail IO Opamp (GAINSIL)
  • GS8334 - 350KHZ Zero-Drift CMOS Rail-to-Rail IO Opamp (GAINSIL)
  • GS8000 - DVI / HDMI Extender (Gennum Corporation)
  • GS8041 - 14.5KHZ CMOS Rail-to-Rail I/O Opamp (GAINSIL)
  • GS8042 - 14.5KHZ CMOS Rail-to-Rail I/O Opamp (GAINSIL)
  • GS8043 - 14.5KHZ CMOS Rail-to-Rail I/O Opamp (GAINSIL)
  • GS8043NH - 14.5KHZ CMOS Rail-to-Rail I/O Opamp (GAINSIL)
  • GS8043NL - 14.5KHZ CMOS Rail-to-Rail I/O Opamp (GAINSIL)
  • GS8051 - 250MHZ CMOS Rail-to-Rail Output Opamps (GAINSIL)
Other Datasheets by GSI Technology

Full PDF Text Transcription

Click to expand full text
Preliminary GS832218(B/E)/GS832236(B/E)/GS832272(C) 119-, 165-, & 209-Pin BGA Commercial Temp Industrial Temp 2M x 18, 1M x 36, 512K x 72 36Mb S/DCD Sync Burst SRAMs 250 MHz–133 MHz 2.5 V or 3.3 V VDD 2.5 V or 3.3 V I/O Features • FT pin for user-configurable flow through or pipeline operation • Single/Dual Cycle Deselect selectable • IEEE 1149.1 JTAG-compatible Boundary Scan • ZQ mode pin for user-selectable high/low output drive • 2.5 V +10%/–10% core power supply • 3.3 V +10%/–10% core power supply • 2.5 V or 3.
Published: |