Datasheet4U Logo Datasheet4U.com

GS8342Q08E-300 - 36Mb SigmaQuad-II Burst of 2 SRAM

Description

Table Symbol SA NC R W BW Description Synchronous Address Inputs No Connect Synchronous Read Synchronous Write Synchronous Byte Write BW0 BW3 Synchronous Byte Writes NW0 NW1 Nybble Write Control Pin K Input Clock K Input Clock C Output Clock C Output Clock TMS Test Mode Sel

Features

  • Simultaneous Read and Write SigmaQuad™ Interface.
  • JEDEC-standard pinout and package.
  • Dual Double Data Rate interface.
  • Byte Write controls sampled at data-in time.
  • Burst of 2 Read and Write.
  • 1.8 V +100/.
  • 100 mV core power supply.
  • 1.5 V or 1.8 V HSTL Interface.
  • Pipelined read operation.
  • Fully coherent read and write pipelines.
  • ZQ pin for programmable output drive strength.
  • IEEE 1149.1 JTAG-co.

📥 Download Datasheet

Datasheet Details

Part number GS8342Q08E-300
Manufacturer GSI Technology
File Size 865.00 KB
Description 36Mb SigmaQuad-II Burst of 2 SRAM
Datasheet download datasheet GS8342Q08E-300 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
GS8331 350KHZ Zero-Drift CMOS Rail-to-Rail IO Opamp GAINSIL
GS8332 350KHZ Zero-Drift CMOS Rail-to-Rail IO Opamp GAINSIL
GS8334 350KHZ Zero-Drift CMOS Rail-to-Rail IO Opamp GAINSIL
GS8000 DVI / HDMI Extender Gennum Corporation
GS8041 14.5KHZ CMOS Rail-to-Rail I/O Opamp GAINSIL

Other Datasheets by GSI Technology

Part Number Description
GS8342Q08E-167 36Mb SigmaQuad-II Burst of 2 SRAM
GS8342Q08E-200 36Mb SigmaQuad-II Burst of 2 SRAM
GS8342Q08E-250 36Mb SigmaQuad-II Burst of 2 SRAM
GS8342Q08AE 36Mb SigmaQuad-II Burst of 2 SRAM
GS8342Q08BD-250 36Mb SigmaQuad-II Burst of 2 SRAM

Full PDF Text Transcription

Click to expand full text
Preliminary GS8342Q08/09/18/36E-300/250/200/167 165-Bump BGA Commercial Temp Industrial Temp 36Mb SigmaQuad-II Burst of 2 SRAM 167 MHz–300 MHz 1.8 V VDD 1.8 V and 1.5 V I/O Features • Simultaneous Read and Write SigmaQuad™ Interface • JEDEC-standard pinout and package • Dual Double Data Rate interface • Byte Write controls sampled at data-in time • Burst of 2 Read and Write • 1.8 V +100/–100 mV core power supply • 1.5 V or 1.8 V HSTL Interface • Pipelined read operation • Fully coherent read and write pipelines • ZQ pin for programmable output drive strength • IEEE 1149.
Published: |