Datasheet4U Logo Datasheet4U.com

GS8662S08E-333 - DDR SigmaSIO-II SRAM

Description

Table Symbol SA NC R/W NW0 NW1 BW0 BW1 BW0 BW3 K C TMS TDI TCK TDO VREF ZQ K C DOFF LD CQ CQ Dn Qn VDD VDDQ VSS Description Synchronous Address Inputs No Connect Read/Write Contol Pin Synchronous Nybble Writes Synchronous Byte Writes Synchronous Byte Writes Input Clock Outpu

Features

  • Simultaneous Read and Write SigmaSIO™ Interface.
  • JEDEC-standard pinout and package.
  • Dual Double Data Rate interface.
  • Byte Write controls sampled at data-in time.
  • DLL circuitry for wide output data valid window and future frequency scaling.
  • Burst of 2 Read and Write.
  • 1.8 V +100/.
  • 100 mV core power supply.
  • 1.5 V or 1.8 V HSTL Interface.
  • Pipelined read operation.
  • Fully coherent read and write pipelines.

📥 Download Datasheet

Datasheet preview – GS8662S08E-333

Datasheet Details

Part number GS8662S08E-333
Manufacturer GSI Technology
File Size 2.29 MB
Description DDR SigmaSIO-II SRAM
Datasheet download datasheet GS8662S08E-333 Datasheet
Additional preview pages of the GS8662S08E-333 datasheet.

📁 Similar Datasheet

  • GS8631 - 6-MHZ CMOS Rail-to-Rail I/O Opamps (GAINSIL)
  • GS8631N - 6-MHZ CMOS Rail-to-Rail I/O Opamps (GAINSIL)
  • GS8631Y - 6-MHZ CMOS Rail-to-Rail I/O Opamps (GAINSIL)
  • GS8632 - 6-MHZ CMOS Rail-to-Rail I/O Opamps (GAINSIL)
  • GS8634 - 6-MHZ CMOS Rail-to-Rail I/O Opamps (GAINSIL)
  • GS864272C-xxxV - (GS8642xxB/C-xxxV) 4M x 18 ( 2M x 36)
  • GS8000 - DVI / HDMI Extender (Gennum Corporation)
  • GS8041 - 14.5KHZ CMOS Rail-to-Rail I/O Opamp (GAINSIL)
  • GS8042 - 14.5KHZ CMOS Rail-to-Rail I/O Opamp (GAINSIL)
  • GS8043 - 14.5KHZ CMOS Rail-to-Rail I/O Opamp (GAINSIL)
Other Datasheets by GSI Technology

Full PDF Text Transcription

Click to expand full text
Preliminary GS8662S08/09/18/36E-333/300/250/200/167 www.DataSheet4U.com 165-Bump BGA Commercial Temp Industrial Temp Features • Simultaneous Read and Write SigmaSIO™ Interface • JEDEC-standard pinout and package • Dual Double Data Rate interface • Byte Write controls sampled at data-in time • DLL circuitry for wide output data valid window and future frequency scaling • Burst of 2 Read and Write • 1.8 V +100/–100 mV core power supply • 1.5 V or 1.8 V HSTL Interface • Pipelined read operation • Fully coherent read and write pipelines • ZQ mode pin for programmable output drive strength • IEEE 1149.
Published: |