Datasheet4U Logo Datasheet4U.com

GS8692DT19LE - Rad-Hard SRAM

This page provides the datasheet information for the GS8692DT19LE, a member of the GS82612DT19 Rad-Hard SRAM family.

Features

  • Aerospace-Level Product.
  • 2.0 clock Latency with DLL on.
  • 1.0 clock Latency with DLL off.
  • Optional DLL-controlled output timing.
  • Can be operated with DLL on or off.
  • Simultaneous Read and Write SigmaQuad™ Interface.
  • JEDEC-standard pinout and package.
  • Dual Double Data Rate interface.
  • Byte Write controls sampled at data-in time.
  • Burst of 4 Read and Write.
  • Dual-Range On-Die Termination (ODT) on Data (D).

📥 Download Datasheet

Datasheet preview – GS8692DT19LE

Datasheet Details

Part number GS8692DT19LE
Manufacturer GSI Technology
File Size 1.98 MB
Description Rad-Hard SRAM
Datasheet download datasheet GS8692DT19LE Datasheet
Additional preview pages of the GS8692DT19LE datasheet.

📁 Similar Datasheet

  • GS8631 - 6-MHZ CMOS Rail-to-Rail I/O Opamps (GAINSIL)
  • GS8631N - 6-MHZ CMOS Rail-to-Rail I/O Opamps (GAINSIL)
  • GS8631Y - 6-MHZ CMOS Rail-to-Rail I/O Opamps (GAINSIL)
  • GS8632 - 6-MHZ CMOS Rail-to-Rail I/O Opamps (GAINSIL)
  • GS8634 - 6-MHZ CMOS Rail-to-Rail I/O Opamps (GAINSIL)
  • GS864272C-xxxV - (GS8642xxB/C-xxxV) 4M x 18 ( 2M x 36)
  • GS8000 - DVI / HDMI Extender (Gennum Corporation)
  • GS8041 - 14.5KHZ CMOS Rail-to-Rail I/O Opamp (GAINSIL)
  • GS8042 - 14.5KHZ CMOS Rail-to-Rail I/O Opamp (GAINSIL)
  • GS8043 - 14.5KHZ CMOS Rail-to-Rail I/O Opamp (GAINSIL)
Other Datasheets by GSI Technology

Full PDF Text Transcription

Click to expand full text
GS82612DT19/37CE/LE-350M/250M (S/Q/V) GS81332DT19/37CE/LE-350M/250M (S/Q/V) GS8692DT19/37CE/LE-350M/250M (S/Q/V) 165-Bump CCGA & LGA Rad-Hard SRAM Military Temp 288Mb/144Mb/72Mb Burst of 4 SigmaQuad-II+TM 350 MHz–250 MHz 1.8 V VDD 1.8 V and 1.5 V I/O Features • Aerospace-Level Product • 2.0 clock Latency with DLL on • 1.0 clock Latency with DLL off • Optional DLL-controlled output timing • Can be operated with DLL on or off • Simultaneous Read and Write SigmaQuad™ Interface • JEDEC-standard pinout and package • Dual Double Data Rate interface • Byte Write controls sampled at data-in time • Burst of 4 Read and Write • Dual-Range On-Die Termination (ODT) on Data (D), Byte Write (BW), and Clock (K, K) inputs • 1.8 V +100/–100 mV core power supply • 1.5 V or 1.
Published: |