Datasheet4U Logo Datasheet4U.com

NJ8821 - FREQUENCY SYNTHESISER

Description

Pin no.

1 Name PDA Description Analog output from the sample and hold phase comparator for use as a ‘fine’ error signal.

Output at (VDD2VSS)/2 when the system is in lock.

Features

  • Fig.1 Pin connections - top view s s s s Low Power Consumption Microprocessor Compatible High Performance Sample and Hold Phase Detector >10MHz Input Frequency.

📥 Download Datasheet

Datasheet preview – NJ8821

Datasheet Details

Part number NJ8821
Manufacturer General Electric Company
File Size 117.52 KB
Description FREQUENCY SYNTHESISER
Datasheet download datasheet NJ8821 Datasheet
Additional preview pages of the NJ8821 datasheet.

📁 Similar Datasheet

  • NJ8821 - FREQUENCY SYNTHESISER (MICROPROCESSOR INTERFACE) WITH RESETTABLE COUNTERS (Zarlink Inc)
  • NJ8820 - FREQUENCY SYNTHESISER (PROM INTERFACE) (Zarlink Inc)
  • NJ8811 - Control Circuit for Frequency Synthesis (GEC Plessey Semiconductors)
  • NJ8812 - Control Circuit for Frequency Synthesis (GEC Plessey Semiconductors)
  • NJ88C22 - Frequency Synthesiser with resettable counters (Zarlink Inc)
  • NJ88C30 - VHF SYNTHESISER (Zarlink Inc)
  • NJ88C33 - Frequency Synthesiser (I2C BUS Programmable) (Mitel Networks Corporation)
  • NJ88C33 - Frequency Synthesiser (Zarlink Semiconductor)
  • NJ88C50 - Dual Low Power Frequency Synthesiser (Mitel Networks Corporation)
  • NJ88C50 - Dual Low Power Frequency Synthesiser (Zarlink Semiconductor)
Other Datasheets by General Electric Company

    Full PDF Text Transcription

    Click to expand full text
    www.DataSheet4U.com NJ8821 DS3278-1.3 NJ8821 FREQUENCY SYNTHESISER (MICROPROCESSOR INTERFACE) WITH RESETTABLE COUNTERS The NJ8821 is a synthesiser circuit fabricated on the GPS CMOS process and is capable of achieving high sideband attenuation and low noise performance. It contains a reference oscillator, 11-bit programmable reference divider, digital and sample-and-hold comparators, 10-bit programmable ‘M’ counter, 7-bit programmable ‘A’ counter and the necessary control and latch circuitry for accepting and latching the input data. Data is presented as eight 4-bit words under external control from a suitable microprocessor.. It is intended to be used in conjunction with a two-modulus prescaler such as the SP8710 series to produce a universal binary coded synthesiser.
    Published: |