Datasheet4U Logo Datasheet4U.com

GD16585 - Transmitter MUX

Datasheet Summary

Description

GD16585 is a 9.95328 Gbit/s transmitter chip for use in SDH STM-64 and SONET OC-192 optical communication systems.

GD16585 integrates all the main functions of the transmitter, which is clock generation, PLL circuits and multiplexer in a single monolithic IC.

Features

  • l On-chip low noise VCO with a wide tuning range. Automated capture of the VCO frequency by a true phase and frequency detector. Retiming of MUX stage output with 10 GHz clock. Clock failure detection NLDET. Phase nulling circuit for easy interfacing with the system ASIC. 16:1 MUX with differential 622 Mbit/s LVDS data inputs. CML data input with 50 Ω internal load termination. LVDS compatible data and clock inputs with 100 Ω internal load termination. 622 MHz clock output for counter clocking.

📥 Download Datasheet

Datasheet preview – GD16585

Datasheet Details

Part number GD16585
Manufacturer Giga
File Size 198.33 KB
Description Transmitter MUX
Datasheet download datasheet GD16585 Datasheet
Additional preview pages of the GD16585 datasheet.

📁 Similar Datasheet

Other Datasheets by Giga
  • GD16585 - Transmitter MUX
  • GD16584 - (GD16584 / GD16588) Receiver / CDR DeMUX
  • GD16588 - (GD16584 / GD16588) Receiver / CDR and DeMUX
  • GD16589 - Transmitter MUX
  • GD16521 - 2.5 GBIT/S RE TIMING LASER DRIVER
  • GD16523 - 2.5 GBIT/S 16:1 Multiplexer
  • GD16571 - 2.5 GBIT/S RETIMING LASER DRIVER
  • GD16590 - General PLL Clock Synthesiser

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com 10 Gbit/s Transmitter MUX with Re-timing GD16585 Preliminary General Description GD16585 is a 9.95328 Gbit/s transmitter chip for use in SDH STM-64 and SONET OC-192 optical communication systems. GD16585 integrates all the main functions of the transmitter, which is clock generation, PLL circuits and multiplexer in a single monolithic IC. Hence only an external loop filter and a VCXO are required. The main functions of GD16585 are shown in the figure below. The clock generation is made on-chip by a low noise and tuneable 10 GHz VCO. The VCO frequency is controlled by the PLL with an external loop filter, allowing the user to control the loop characteristic.
Published: |