74393 Datasheet PDF (High Speed CMOS Logic Dual 4 -Stage Binary Counter)

74393 - High Speed CMOS Logic Dual 4 -Stage Binary Counter

Description

The Harris CD74HC393 and CD74HCT393 are 4-stage ripple-carry binary counters.

Al counter stages are masterslave ﬂip-ﬂops.

The state of the stage advances one count on the negative transition of each clock pulse; a high voltage level on the MR line resets all counters to their zero state.

Features

Fully Static Operation.
Buffered Inputs.
Common Reset.
Negative-Edge Clocking.
Typical fMAX = 60 MHz at VCC = 5V, CL = 15pF, TA = 25oC.
Fanout (Over Temperature Range) - Standard Outputs.
10 LSTTL Loads - Bus Driver Outputs.
. . . 15 LSTTL Loads.
Wide Operating Temperature Range . . . -55oC to 125oC.
Balanced Propagation Delay and Transition Times.
Signiﬁcant Power Reducti.

Datasheet Details

Part number	74393
Manufacturer	Harris Corporation
File Size	31.70 KB
Description	High Speed CMOS Logic Dual 4 -Stage Binary Counter
Datasheet	74393 Datasheet
Additional preview pages of the 74393 datasheet.

📁 Similar Datasheet

7430 - DIGITALLY CONTROLLED AUDIO PROCESSOR WITH SURROUND SOUND MATRIX AND VOICE CANCELLER (STMicroelectronics)

7430 - Negative Voltage Regulator (Holtek Semiconductor Inc)

7431 - DIGITALLY CONTROLLED AUDIO PROCESSOR WITH SURROUND SOUND MATRIX AND VOICE CANCELLER (STMicroelectronics)

7432 - Quadruple 2-Input Positive-OR Gates (Texas Instruments)

7432 - Quad 2-Input OR Gate (Fairchild Semiconductor)

7433 - Quad 2-Input OR Gate (Fairchild Semiconductor)

74337 - 0.80mm (.031) Pitch UltraVHDCI Wire-to-Board Receptacle (Molex Electronics)

74368 - Hex buffer/line driver (ETC)

74373 - LOW POWER SCHOTTKY (ON Semiconductor)

74373 - 3-STATE Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops (Fairchild Semiconductor)

Full PDF Text Transcription

Click to expand full text

Semiconductor CD74HC393, CD74HCT393 High Speed CMOS Logic Dual 4 -Stage Binary Counter Description The Harris CD74HC393 and CD74HCT393 are 4-stage ripple-carry binary counters. Al counter stages are masterslave ﬂip-ﬂops. The state of the stage advances one count on the negative transition of each clock pulse; a high voltage level on the MR line resets all counters to their zero state. All inputs and outputs are buffered. September 1997 Features • Fully Static Operation • Buffered Inputs • Common Reset • Negative-Edge Clocking • Typical fMAX = 60 MHz at VCC = 5V, CL = 15pF, TA = 25oC • Fanout (Over Temperature Range) - Standard Outputs . . . . . . . . . . . . . . . 10 LSTTL Loads - Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads • Wide Operating Temperature Range . . .

Published: Apr 3, 2005 |