Datasheet4U Logo Datasheet4U.com

HDMP-0421 - Port Bypass Circuits

Download the HDMP-0421 datasheet PDF. This datasheet also covers the HDMP-0421_Hewlett variant, as both devices belong to the same port bypass circuits family and are provided as variant models within a single manufacturer datasheet.

General Description

The HDMP-0421 is a Single Port Bypass Circuit (PBC) with Clock and Data Recovery (CDR), and dual Signal Detect (SD) capability.

This configuration will control jitter accumulation while repeating incoming signals.

Key Features

  • Supports ANSI X3T11 1.0625 Gbps FC-AL Loop Configuration.
  • Supports 802.3z 1.25 Gbps Gigabit Ethernet (GE) Rates.
  • Single PBC, CDR, Dual Signal Detect (SD) in a Single Package.
  • Bidirectional, Symmetric Bypass Capability.
  • CDR in Bypass Path and Loop Path.
  • CDR Location Determined by Wiring Configuration of Pins on PCB (Patent Pending).
  • Envelope Detect on Cable Input (SD) for Both Directions.
  • Equalizers On All Inputs.
  • H.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (HDMP-0421_Hewlett-Packard.pdf) that lists specifications for multiple related part numbers.

Datasheet Details

Part number HDMP-0421
Manufacturer Hewlett-Packard
File Size 183.86 KB
Description Port Bypass Circuits
Datasheet download datasheet HDMP-0421 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
HDMP-1012 Low Cost Gigabit Rate Transmit/Receive Chip Set HP
HDMP-1014 Low Cost Gigabit Rate Transmit/Receive Chip Set HP
HDMP-1022 Low Cost Gigabit Rate Transmit/Receive Chip Set Agilent
HDMP-1024 Low Cost Gigabit Rate Transmit/Receive Chip Set Agilent
HDMP-1512 Fibre Channel Transmitter and Receiver Chipset HP

Other Datasheets by Hewlett-Packard

Part Number Description
HDMP-0422 Single Port Bypass Circuit
HDMP-0440 Quad Port Bypass Circuit
HDMP-0450 Quad Port Bypass Circuit
HDMP-0452 Quad Port Bypass Circuit
HDMP-0480 Octal Cell Port Bypass Circuit without Clock and Data Recovery

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
www.DataSheet4U.com Port Bypass Circuits for Fibre Channel Arbitrated Loop Standard and its Extensions Technical Data Features • Supports ANSI X3T11 1.0625 Gbps FC-AL Loop Configuration • Supports 802.3z 1.25 Gbps Gigabit Ethernet (GE) Rates • Single PBC, CDR, Dual Signal Detect (SD) in a Single Package • Bidirectional, Symmetric Bypass Capability • CDR in Bypass Path and Loop Path • CDR Location Determined by Wiring Configuration of Pins on PCB (Patent Pending) • Envelope Detect on Cable Input (SD) for Both Directions • Equalizers On All Inputs • High Speed PECL I/Os Referenced to VCC • Buffered Line Logic (BLL) Outputs without External Bias Resistors • 0.4 W Typical Power at VCC = 3.