Datasheet4U Logo Datasheet4U.com

HD74ALVC16835 - 18-bit Universal Bus Driver with 3-state Outputs

General Description

The HD74ALVC16835 is an 18-bit universal bus driver designed for 2.3 V to 3.6 V VCC operation.

Data flow from A to Y is controlled by output enable (OE).

The device operates in the transparent mode when the latch enable (LE) input is high.

Key Features

  • Meets “PC SDRAM registered DIMM design support document, Rev. 1.2”.
  • VCC = 2.3 V to 3.6 V.
  • Typical VOL ground bounce < 0.8 V (@VCC = 3.3 V, Ta = 25°C).
  • Typical VOH undershoot > 2.0 V (@VCC = 3.3 V, Ta = 25°C).
  • High output current ±24 mA (@V CC = 3.0 V) HD74ALVC16835 Function Table Inputs OE H L L L L L L H: L: X: Z: ↑: Notes: LE X H H L L L L CLK X X X ↑ ↑ H L A X L H L H X X Output Y Z L H L H Y0.
  • 1 Y0.
  • 2 High level Low level Immaterial Hig.

📥 Download Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
HD74ALVC16835 18-bit Universal Bus Driver with 3-state Outputs ADE-205-192E (Z) Preliminary 6th. Edition January 1999 Description The HD74ALVC16835 is an 18-bit universal bus driver designed for 2.3 V to 3.6 V VCC operation. Data flow from A to Y is controlled by output enable (OE). The device operates in the transparent mode when the latch enable (LE) input is high. The A data is latched if the clock (CLK) input is held at a high or low logic level. If LE is low, the A data is stored in the latch/flip flop on the low to high transition of the CLK. When OE is high, the outputs are in the high impedance state.