Datasheet4U Logo Datasheet4U.com

HD74ALVCH16373 - 16-bit Transparent D-type Latches with 3-state Outputs

General Description

The HD74ALVCH16373 is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

It can be used as two 8-bit latches or one 16-bit latch.

When the latch enable (LE) input is high, the Q outputs follow the data (D) inputs.

Key Features

  • VCC = 2.3 V to 3.6 V.
  • Typical VOL ground bounce < 0.8 V (@VCC = 3.3 V, Ta = 25°C).
  • Typical VOH undershoot > 2.0 V (@VCC = 3.3 V, Ta = 25°C).
  • Bus hold on data inputs eliminates the need for external pullup / pulldown resistors Function Table Inputs OE L L L H LE H H L X D H L X X H L Q0.
  • 1 Z Output Q H : High level L : Low level X : Immaterial Z : High impedance Note: 1. Output level before the indicated steady state input conditions were established. H.

📥 Download Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
HD74ALVCH16373 16-bit Transparent D-type Latches with 3-state Outputs ADE-205-138A (Z) 2nd. Edition December 1999 Description The HD74ALVCH16373 is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. It can be used as two 8-bit latches or one 16-bit latch. When the latch enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the levels set up at the D inputs. Active bus hold circuitry is provided to hold unused or floating data inputs at a valid logic level. Features • VCC = 2.3 V to 3.6 V • Typical VOL ground bounce < 0.8 V (@VCC = 3.3 V, Ta = 25°C) • Typical VOH undershoot > 2.0 V (@VCC = 3.