Datasheet4U Logo Datasheet4U.com

HD74HC238 - 3-to-8-line Decoder/Demultiplexer

General Description

The HD74HC238 has 3 binary select inputs (A, B and C).

If the device is enabled these inputs determine which one of the eight normally high outputs will go low.

Two active low and one active high enables (G1, G2A and G2B) are provided to ease the cascading of decoders.

Key Features

  • High Speed Operation: tpd (Data to Y) = 15 ns typ (CL = 50 pF) High Output Current: Fanout of 10 LSTTL Loads Wide Operating Voltage: VCC = 2 to 6 V Low Input Current: 1 µA max Low Quiescent Supply Current: ICC (static) = 4 µA max (Ta = 25°C) Function Table Inputs Enable G1 X X L H H H H H H H H G2A X H X L L L L L L L L G2B H X X L L L L L L L L Select C X X X L L L L H H H H B X X X L L H H L L H H A X X X L H L H L H L H Outputs Y0 L L L H L L.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
HD74HC238 3-to-8-line Decoder/Demultiplexer Renesas
HD74HC237 3-to-8-line Decoder/Demultiplexer Renesas
HD74HC20 Dual 4-input NAND Gates Renesas
HD74HC21 Dual 4-input AND Gates Renesas
HD74HC221 Dual Monostable Multivibrators Renesas

Other Datasheets by Hitachi Semiconductor (now Renesas)

Part Number Description
HD74HC237 3-to-8-line Decoder/Demultiplexer with Address Latch
HD74HC20 Dual 4-input NAND Gates
HD74HC21 Dual 4-input AND Gates
HD74HC221 Dual Monostable Multivibrators (with Schmitt Trigger Input)
HD74HC240 Octal Buffers/Line Drivers/Line Receivers(with inverted 3-state outputs)

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
HD74HC238 3-to-8-line Decoder/Demultiplexer Description The HD74HC238 has 3 binary select inputs (A, B and C). If the device is enabled these inputs determine which one of the eight normally high outputs will go low. Two active low and one active high enables (G1, G2A and G2B) are provided to ease the cascading of decoders.