Datasheet4U Logo Datasheet4U.com

HD74HC4060 - 14-stage Binary Counter

General Description

The HD74HC4060 is a 14 stage counter, this device increments on the falling edge (negative transition) of the input clock, and all their outputs are reset to a low level by applying a logical high on their reset input.

Key Features

  • High Speed Operation: tpd (Clock to Q4) = 41.5 ns typ (C L = 50 pF) High Output Current: Fanout of 10 LSTTL Loads Wide Operating Voltage: VCC = 2 to 6 V Low Input Current: 1 µA max Low Quiescent Supply Current: ICC (static) = 4 µA max (Ta = 25°C) Function Table Clock in Reset L L X X : Irrelevant H Outputs State No change Advance to next state All outputs are low HD74HC4060 Pin Arrangement Q12 1 Q12 Q13 2 Q14 3 Q6 4 Q5 5 Q7 6 Q4 7 GND 8 Q13 Q1.

📥 Download Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
HD74HC4060 14-stage Binary Counter Description The HD74HC4060 is a 14 stage counter, this device increments on the falling edge (negative transition) of the input clock, and all their outputs are reset to a low level by applying a logical high on their reset input. The HD74HC4060 also has two additional inputs to enable easy connection of either an RC or crystal oscillator. Features • • • • • High Speed Operation: tpd (Clock to Q4) = 41.