Datasheet4U Logo Datasheet4U.com

HD74HC4543 - BCD-to-Seven Segment Latch/Decoder/Driver

General Description

This circuit contains a 4-bit latch, BCD-to-7 segment decoder, and 7 outpt drivers.

Data on the input pins flow through to the output when the Latch Disable (LE) is high and is latched on the high to low transition of the LE input.

The Phase input (Ph) controls the polarity of the 7 segment outputs.

Key Features

  • High Speed Operation: tpd (A, B, C, D to a.
  • g) = 33 ns typ (CL = 50 pF) High Output Current: Fanout of 10 LSTTL Loads Wide Operating Voltage: VCC = 2 to 6 V Low Input Current: 1 µA max Low Quiescent Supply Current: ICC (static) = 4 µA max (Ta = 25°C) HD74HC4543 Function Table Inputs LD X H H H H H H H H H H H H H H H H L BI H L L L L L L L L L L L L L L L L L Ph.
  • L L L L L L L L L L L L L L L L L L 1 Outputs D X L L L L L L L L H H.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
HD74HC4543 BCD-to-Seven Segment Latch/Decoder/Driver Renesas

Other Datasheets by Hitachi Semiconductor (now Renesas)

Part Number Description
HD74HC4511 BCD-to-Seven Segment Latch/Decoder/Driver
HD74HC4514 4-bit Latch/4-to-16-line Decoder
HD74HC4515 4-bit Latch/4-to-16-line Decoder
HD74HC4518 Dual BCD Use Converters/Dual Binary Up Converters
HD74HC4520 Dual BCD Use Converters/Dual Binary Up Converters
HD74HC4538 Dual Precision Retriggerable/Resettable Monostable Multivibrators
HD74HC4017 Decade Counter/Divider
HD74HC4020 14-stage Binary Counter
HD74HC4022 Octal Counters/Dividers
HD74HC4024 7-stage Binary Counter

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
HD74HC4543 BCD-to-Seven Segment Latch/Decoder/Driver Description This circuit contains a 4-bit latch, BCD-to-7 segment decoder, and 7 outpt drivers. Data on the input pins flow through to the output when the Latch Disable (LE) is high and is latched on the high to low transition of the LE input. The Phase input (Ph) controls the polarity of the 7 segment outputs. when Ph is low the outputs are true 7 segment, and when Ph is high the outputs are inverted 7 segment. When the Phase input is driven by a liquid crystal display (LCD) backplane waveform the segment pins output the correct segment waveform for proper LCD AC drive voltages. In addition a Blanking input (BI) is provided, which will blank the display.