Datasheet4U Logo Datasheet4U.com

HD74HC597 - 8-bit Latch/Shift Register

General Description

The HD74HC597 consists of an 8-bit storage latch feeding a parallel-in, serial-out 8-bit shift register.

Both the storage register and shift register have positive-edge triggered clocks.

The shift register also has direct load (from storage) and clear inputs.

Key Features

  • High Speed Operation: tpd (SCK to QH’) = 14 ns typ (CL = 50 pF) High Output Current: Fanout of 10 LSTTL Loads Wide Operating Voltage: VCC = 2 to 6 V Low Input Current: 1 µA max Low Quiescent Supply Current: ICC (static) = 4 µA max (Ta = 25°C) Function Table RCK SCK X X X X X X X X X SLoad X L L L H H SCLR X H H L L H Function Data loaded to input latches Data loaded from inputs to shift register Data transferred from input latches to shift regis.

📥 Download Datasheet

Full PDF Text Transcription for HD74HC597 (Reference)

Note: Below is a high-fidelity text extraction (approx. 800 characters) for HD74HC597. For precise diagrams, and layout, please refer to the original PDF.

HD74HC597 8-bit Latch/Shift Register Description The HD74HC597 consists of an 8-bit storage latch feeding a parallel-in, serial-out 8-bit shift register. Both the storage...

View more extracted text
eding a parallel-in, serial-out 8-bit shift register. Both the storage register and shift register have positive-edge triggered clocks. The shift register also has direct load (from storage) and clear inputs.