HD74LV165A Datasheet | Hitachi Semiconductor

Parallel-Load 8-bit Shift Register ADE-205-267 (Z) 1st Edition March 1999 Description The HD74LV165A is 8-bit serial shift register shifts data from QA to QH when clocked. Parallel inputs to each stage are enabled by a low level at the Shift/Load input. Also included is a gated clock input and a plementary output from the eighth bit. Clocking is acplished through a 2-input NOR gate permitting one input to be used as a clock inhibit function. Holding either of the clock inputs high inhibits clocking, and high enables the other clock input. Data transfer occurs on the positive going edge of the clock. Parallel loading is inhibited as long as the Shift/Load input is high....