Datasheet4U Logo Datasheet4U.com

HD74LV374A - Octal Edge-Triggered D-type Flip-Flops with 3-state Outputs

General Description

The HD74LV374A has eight edge trigger D type flip flops with three state outputs in a 20 pin package.

Data at the D inputs meeting set up requirements, are transferred to the Q outputs on positive going transitions of the clock input.

Key Features

  • VCC = 2.0 V to 5.5 V operation All inputs VIH (Max. ) = 5.5 V (@VCC = 0 V to 5.5 V) All outputs VO (Max. ) = 5.5 V (@VCC = 0 V) Typical VOL ground bounce < 0.8 V (@VCC = 3.3 V, Ta = 25°C) Typical VOH undershoot > 2.3 V (@VCC = 3.3 V, Ta = 25°C) Output current ±8 mA (@VCC = 3.0 V to 3.6 V), ±16 mA (@VCC = 4.5 V to 5.5 V) Function Table Inputs OE H L L L Note: H: L: X: Z: Q0 : CLK X ↑ ↑ ↓ D X L H X Output Q Z L H Q0 High level Low level I.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
HD74LV374A Octal Edge-Triggered D-type Flip-Flops Renesas
HD74LV373A Octal D-type Transparent Latches Renesas
HD74LV32A Quad. 2-input OR Gates Renesas
HD74LV393A Dual 4-bit Binary Counters Renesas
HD74LV00A 2-input NAND Gates Renesas

Other Datasheets by Hitachi Semiconductor (now Renesas)

Part Number Description
HD74LV373A Octal D-type Transparent Latches with 3-state Outputs
HD74LV32A Quad. 2-input OR Gates
HD74LV393A Dual 4-bit Binary Counters
HD74LV00A Quad. 2-input NAND Gates
HD74LV02A Quad. 2-input NOR Gates

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
HD74LV374A Octal Edge-Triggered D-type Flip-Flops with 3-state Outputs ADE-205-275 (Z) 1st Edition April 1999 Description The HD74LV374A has eight edge trigger D type flip flops with three state outputs in a 20 pin package. Data at the D inputs meeting set up requirements, are transferred to the Q outputs on positive going transitions of the clock input. When the clock input goes low, data at the D inputs will be retained at the outputs until clock input returns high again. When a high logic level is applied to the output control input, all outputs go to a high impedance state, regardless of what signals are present at the other inputs and the state of the storage elements. Low-voltage and high-speed operation is suitable for the battery-powered products (e.g.