Datasheet4U Logo Datasheet4U.com

HD74LVC374A - Octal D-type Flip Flops

General Description

The HD74 LVC374A has eight edge trigger D type flip flops with three state outputs in a 20 pin package.

Data at the D inputs meeting set up requirements, are transferred to the Q outputs on positive going transitions of the clock input.

Key Features

  • VCC = 2.0 V to 5.5 V.
  • All inputs VIH (Max. ) = 5.5 V (@VCC = 0 V to 5.5 V).
  • All outputs VOUT (Max. ) = 5.5 V (@VCC = 0 V or output off state).
  • Typical VOL ground bounce < 0.8 V (@VCC = 3.3 V, Ta = 25 °C).
  • Typical VOH undershoot > 2.0 V (@VCC = 3.3 V, Ta = 25°C).
  • High output current ±24 mA (@VCC = 3.0 V to 5.5 V) HD74LVC374A Function Table Inputs G CK D Output Q H X X Z L ↑ L L L ↑ H H L L X Q0 H : High level L : Low le.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
HD74LVC374A Octal D-type Flip Flops Renesas

Other Datasheets by Hitachi Semiconductor (now Renesas)

Part Number Description
HD74LVC373A Octal D-type Transparent
HD74LVC32 Quad. 2-input OR Gates
HD74LVC00 Quad. 2-input NAND Gates
HD74LVC02 Quad. 2-input NOR Gates
HD74LVC04 Hex Inverters
HD74LVC08 Quad. 2-input AND Gates
HD74LVC125A Quad. Bus Buffer Gates with 3-state Outputs
HD74LVC138 3-to-8-line Decoder / Demultiplexer
HD74LVC139 Dual 2-to-4-line Decoders / Demultiplexers
HD74LVC14 Hex Schmitt-trigger Inverters

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
HD74LVC374A Octal D-type Flip Flops with 3-state Outputs ADE-205-113B(Z) 3rd Edition December 1996 Description The HD74 LVC374A has eight edge trigger D type flip flops with three state outputs in a 20 pin package. Data at the D inputs meeting set up requirements, are transferred to the Q outputs on positive going transitions of the clock input. When the clock input goes low, data at the D inputs will be retained at the outputs until clock input returns high again. When a high logic level is applied to the output control input, all outputs go to a high impedance state, regardless of what signals are present at the other inputs and the state of the storage elements.