Datasheet4U Logo Datasheet4U.com

HM9264BLP-10L - 64k SRAM

General Description

The Hitachi HM9264B is 64k-bit static RAM organized 8-kword × 8-bit.

It realizes higher performance and low power consumption by 1.5 µm CMOS process technology.

The device, packaged in 450 mil SOP (foot print pitch width), 600 mil plastic DIP, is available for high density mounting.

Key Features

  • High speed  Fast access time: 85/100 ns (max).
  • Low power  Standby: 10 µW (typ)  Operation: 15 mW (typ) (f = 1 MHz).
  • Single 5 V supply.
  • Completely static memory  No clock or timing strobe required.
  • Equal access and cycle times.
  • Common data input and output  Three state output.
  • Directly TTL compatible  All inputs and outputs.
  • Battery backup operation capability Note: HM9264B series can't be applied for Aerospace, Aircra.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
HM92 PNP EPITAXIAL PLANAR TRANSISTOR Hi-Sincerity Mocroelectronics
HM9202 DTMF Receiver HMC
HM9203 DTMF Receiver HMC
HM9204 DTMF Receiver HMC
HM9205 Programmable Manchester Code Encoder/Decoder HMC

Other Datasheets by Hitachi Semiconductor (now Renesas)

Part Number Description
HM9264BLP-8L 64k SRAM
HM9264BLFP-10L 64k SRAM
HM9264BLFP-8L 64k SRAM
HM9264B 64k SRAM

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
HM9264B Series 64 k SRAM (8-kword × 8-bit) ADE-203-618C (Z) Rev. 3.0 Nov. 1997 Description The Hitachi HM9264B is 64k-bit static RAM organized 8-kword × 8-bit. It realizes higher performance and low power consumption by 1.5 µm CMOS process technology. The device, packaged in 450 mil SOP (foot print pitch width), 600 mil plastic DIP, is available for high density mounting.