Hitachi 74HC114
This flip-flop is edge sensitive to the clock input and change state on the negative transition of the clock pulse. each flip-flop has independent J, K and preset inputs and Q and Q outputs.| Part No. | 74HC114 |
|---|---|
| Datasheet | 74HC114 Download |
| Manufacturer |  Hitachi |
| Description | Dual J-K Flip-Flops |
| Buy | Stock & Price |
DESCRIPTION
Two flip-flops are controlled by a common clear and a common clock. Preset and clear are independent of the clock and accomplished by a low logic level on the corresponding input.FEATURES
●●
●
●
● High Speed Operation: tpd (Clock to Q) = 18 ns typ (CL = 50 pF) High Output Current: Fanout of 10 LSTTL Loads Wide Operating Voltage: VCC = 2 to 6 V Low Input Current: 1 µA max Low Quiescent Supply Current: ICC (static) = 2 µA max (Ta = 25°C) Free Datasheet HD74HC114 Function Table Inputs Preset L H L H H H H H H H Note: Clear H L L H H H H H H H L H Clock X X X J X X X L L H H X X X K X X X L H L H X X X Output Q H L H* 1 Q L H H*1 No change L H Toggle No change No change No change H L 1. Q and Q will remain HIGH as long as Preset and Clear are Low, but Q and Q are unpredictable, if Preset and Clear go HIGH simultaneously. Pin Arrangement CLK 1K 1J 1PR 1Q 1Q GND 1 2 3 4 5 6 7 (Top view) K CK J PR PR Q Q K CK J PR PR Q Q 14 VCC 13 CK 12 2K 11 2J 10 2PR 9 8 2Q 2Q 2 Free Datasheet...
