Datasheet4U Logo Datasheet4U.com

74HC590 - 8-bit Binary Counter/Register

General Description

This device each contains an 8-bit binary counter that feeds an 8-bit storage register.

The storage register has parallel outputs.

Separate clocks are provided for both the binary counter and storage register.

Key Features

  • a direct clear input CCLR and a count enable input C CKEN. For cascading a ripple carry output R CO is provided. Expansion is easily accomplished by tying R CO of the first stage to CCKEN of the second stage, etc. Both the counter and register clocks are positive-edge triggered. If the user wishes to connect both clocks together, the counter state will always be one count ahead of the register, Internal circuitry prevents clocking from the clock enable. Features.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74HC590 8-BIT BINARY COUNTER/REGISTER Toshiba
74HC590 8-bit binary counter nexperia
74HC590D 8-bit binary counter nexperia
74HC594 8-BIT SHIFT REGISTER Diodes
74HC594 8-bit shift register nexperia

Other Datasheets by Hitachi Semiconductor (now Renesas)

Part Number Description
74HC595 8-bit Shift Register/Latch
74HC51 2-wide 2-input / 2-wide 3-input AND-OR-INVERT Gate
74HC541 Octal Buffers/Line Drivers
74HC01 Quad 2-input NAND Gate
74HC114 Dual J-K Flip-Flops

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
HD74HC590 8-bit Binary Counter/Register (with 3-state outputs) Description This device each contains an 8-bit binary counter that feeds an 8-bit storage register. The storage register has parallel outputs. Separate clocks are provided for both the binary counter and storage register. The binary counter features a direct clear input CCLR and a count enable input C CKEN. For cascading a ripple carry output R CO is provided. Expansion is easily accomplished by tying R CO of the first stage to CCKEN of the second stage, etc. Both the counter and register clocks are positive-edge triggered. If the user wishes to connect both clocks together, the counter state will always be one count ahead of the register, Internal circuitry prevents clocking from the clock enable.