H5DU2562GTR Overview
and is subject to change without notice. Hynix Semiconductor does not assume any responsibility for use of circuits described. No patent licenses are implied.
H5DU2562GTR Key Features
- VDD, VDDQ = 2.5V +/- 0.2V All inputs and outputs are patible with SSTL_2 interface Fully differential clock inputs (CK,
- data transaction aligned to bidirectional data strobe (DQS) x16 device has two bytewide data strobes (UDQS, LDQS) per ea
- L2 Clock Rate 250MHz@CL4 Remark (CL-tRCD-tRP) DDR500 (4-4-4)
- X means speed grade -ROHS (Restriction Of Hazardous Substances)