Datasheet4U Logo Datasheet4U.com

HY5V26CSF - (HY5V26CxF) 4 Banks X 2M X 16bits Synchronous DRAM

This page provides the datasheet information for the HY5V26CSF, a member of the HY5V26CF (HY5V26CxF) 4 Banks X 2M X 16bits Synchronous DRAM family.

Description

The Hynix HY5V26C(L/S)F is a 134,217,728bit CMOS Synchronous DRAM, ideally suited for the main memory applications which require large memory density and high bandwidth.

Features

  • Single 3.3±0.3V power supply All device balls are compatible with LVTTL interface 54Ball FBGA (10.5mm x 8.3mm) All inputs and outputs referenced to positive edge of system clock Data mask function by UDQM or LDQM.
  • Internal four banks operation Programmable CAS Latency ; 2, 3 Clocks.
  • Auto refresh and self refresh 4096 refresh cycles / 64ms Programmable Burst Length and Burst Type - 1, 2, 4, 8 or Full page for.

📥 Download Datasheet

Datasheet preview – HY5V26CSF

Datasheet Details

Part number HY5V26CSF
Manufacturer Hynix Semiconductor
File Size 286.43 KB
Description (HY5V26CxF) 4 Banks X 2M X 16bits Synchronous DRAM
Datasheet download datasheet HY5V26CSF Datasheet
Additional preview pages of the HY5V26CSF datasheet.
Other Datasheets by Hynix Semiconductor

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com HY5V26C(L/S)F 4 Banks x 2M x 16bits Synchronous DRAM DESCRIPTION Preliminary The Hynix HY5V26C(L/S)F is a 134,217,728bit CMOS Synchronous DRAM, ideally suited for the main memory applications which require large memory density and high bandwidth. HY5V26C(L/S)F is organized as 4banks of 2,097,152x16 HY5V26C(L/S)F is offering fully synchronous operation referenced to a positive edge of the clock. All inputs and outputs are synchronized with the rising edge of the clock input. The data paths are internally pipelined to achieve very high bandwidth. All input and output voltage levels are compatible with LVTTL.
Published: |