HY62256AR1 Overview
Features The Fully static operation and HY62256A/HY62256A-I Tri-state outputs is a high-speed, low TTL patible inputs power and 32,786 x 8-bits and outputs CMOS Static Random Low power consumption Access Memory -2.0V(min.) data fabricated using retention Hyundai's high Standard pin performance CMOS configuration process technology. Using the CMOS technology, supply voltages from 2.0 to 5.5 volt has little effect on...
HY62256AR1 Key Features
- sram/62256alp1
- sram/62256alp1
- sram/62256ala1