HMP112F7EFR8C-S6D3
features novel architecture including the Advanced Memory Buffer that isolates the DDR2 SDRAMs from the channel. This single ponent located in the front side center of each DIMM, acts as a repeater and buffer for all signals and mands which are exchanged between the host controller and the DDR2 SDRAMs including data in and output. The AMB municates with the host controller and adjacent DIMMs on a system board using an industry standard Differential Point to Point Link Interface at 1.5V power. The AMB also allows buffering of memory traffic to support large memory capacities. All memory control for the DDR2 SDRAM devices resides in the host, including memory request initiation, timing, refresh, scrubbing, sparing, configuration access and power management. The AMB interface is responsible for handling channel and memory requests to and from the local FBDIMM and for forwarding request to other FBDIMMs on the memory channel.
FEATURES
- -
- -
- -
- -
- -
- -
- -
- -
- 240 pin Fully...
