HYMD564646CP8
FEATURES
- -
- -
- -
- JEDEC Standard 184-pin dual in-line memory module (DIMM) Two ranks 128M x 72, 128M x 64 and One rank 64M x 72, 64M x 64, 32M x 64 organization 2.6V ± 0.1V VDD and VDDQ Power supply for DDR400, 2.5V ± 0.2V for DDR333 and below All inputs and outputs are patible with SSTL_2 interface Fully differential clock operations (CK & /CK) with 133/166/200MHz DLL aligns DQ and DQS transition with CK transition Programmable CAS Latency: DDR266(2, 2.5 clock), DDR333(2.5 clock), DDR400(3 clock)
- -
- -
- -
- Programmable Burst Length 2 / 4 / 8 with both sequential and interleave mode Edge-aligned DQS with data outs and Center-aligned DQS with data inputs Auto refresh and self refresh supported 8192 refresh cycles / 64ms Serial Presence Detect (SPD) with EEPROM Built with 512Mb DDR SDRAMs in 400 mil TSOP II packages All lead-free products (Ro HS pliant)
ADDRESS TABLE
Organization 256MB 512MB 512MB 1GB 1GB 32M x 64 64M x 64 64M x 72 128M x 64 128M x 72 Ranks 1 1 1 2 2 SDRAMs...