Datasheet4U Logo Datasheet4U.com

IP00C711 - Image Scaling Device

This page provides the datasheet information for the IP00C711, a member of the IP00C711_I Image Scaling Device family.

Datasheet Summary

Description

The IP00C711 (SCREEN3) is a highly integrated device for real-time color image scaling and frame rate conversion up to SXGA resolution.

The IP00C711 supports all the critical functions required in any display control logic: image scaling, frame rate conversion and de-interlacing.

Features

  • Input Image Formats.
  • RGB 48-bit (2 pixels/clock) at 160 Mpixels/sec. RGB 24-bit (1 pixel/clock) at 90 Mpixels/sec. YUV4:2:2 (16 bits) at 80MHz Image size up to 2400 pixels horizontally with 1920 pixels of active video.
  • Interlaced or non-interlaced.
  • External synchronization (HSync, VSync, CLK) Frame Rate Conversion.
  • Asynchronous operation of the input and output ports.
  • Frame synchronization function to avoid frame tearing.

📥 Download Datasheet

Datasheet preview – IP00C711

Datasheet Details

Part number IP00C711
Manufacturer I-Chips
File Size 675.76 KB
Description Image Scaling Device
Datasheet download datasheet IP00C711 Datasheet
Additional preview pages of the IP00C711 datasheet.
Other Datasheets by I-Chips

Full PDF Text Transcription

Click to expand full text
General Description The IP00C711 (SCREEN3) is a highly integrated device for real-time color image scaling and frame rate conversion up to SXGA resolution. The IP00C711 supports all the critical functions required in any display control logic: image scaling, frame rate conversion and de-interlacing. Ideally suited for driving LCD displays, video walls and projectors, the IP00C711 uses a proprietary pixel interpolation technique for producing images of the highest quality. The IP00C711 can be used in a wide variety of applications, thanks to its very flexible architecture that supports both standard and custom image formats. For processing video signals, the IP00C711 interfaces directly to any video decoder chip and achieves de-interlacing by line interpolation or field merging.
Published: |