Datasheet4U Logo Datasheet4U.com

IP1000ALF - Gigabit Ethernet NIC Single Chip

General Description

The IP1000A LF is a truly 10/100/1000Mbps Gigabit Ethernet NIC single chip which it incorporates a 32-bit PCI interface with bus master support.

Key Features

  • PCI & DMA Features.
  • PCI Specification Revision 2.3 compliant.
  • 32-bit, 33/66MHz bus master capability.
  • Efficient DMA operation maximizes PCI band-width utilization.
  • 1 Terabyte (40 bit) address space.
  • Scatter, gather transmit/receive DMA.
  • Transmit "interrupt-less" mode of operation.
  • Receive frame priority interrupts.
  • Receive interrupt coalescing FIFO Features.
  • No external memory required.
  • Receive FIFO flow co.

📥 Download Datasheet

Datasheet Details

Part number IP1000ALF
Manufacturer IC Plus
File Size 3.23 MB
Description Gigabit Ethernet NIC Single Chip
Datasheet download datasheet IP1000ALF Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
IP1001 Full Function Synchronous Buck Power Block International Rectifier
IP103H Voltage and Current Controller Interpion semiconductor
IP1060A SWITCHED MODE POWER SUPPLY CONTROL CIRCUIT Seme LAB
IP1060B SWITCHED MODE POWER SUPPLY CONTROL CIRCUIT Seme LAB
IP1117 LDO Regulator Interpion semiconductor

Other Datasheets by IC Plus

Part Number Description
IP1001LF Integrated 10/100/1000 Gigabit Ethernet Transceiver
IP100ALF Integrated 10/100 Ethernet MAC PHY
IP101A Single port 10/100 Fast Ethernet Transceiver
IP101ALF Single port 10/100 Fast Ethernet Transceiver
IP101G Fast Ethernet Transceiver

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
www.DataSheet4U.com IP1000A LF Preliminary Data Sheet Gigabit Ethernet NIC Single Chip Features PCI & DMA Features – PCI Specification Revision 2.3 compliant – 32-bit, 33/66MHz bus master capability – Efficient DMA operation maximizes PCI band-width utilization – 1 Terabyte (40 bit) address space – Scatter, gather transmit/receive DMA – Transmit "interrupt-less" mode of operation – Receive frame priority interrupts – Receive interrupt coalescing FIFO Features – No external memory required – Receive FIFO flow control thresholds – Configurable TX/RX FIFO MAC Features – IEEE 802.3z, 802.3x compliant – IEEE 802.1p, 802.