Datasheet4U Logo Datasheet4U.com

ICS426 - Serial ATA/Fibre Channel Clock Synthesizer

General Description

The ICS426 was developed for serial ATA (SATA) and fiber channel.

It generates a high quality, high frequency clock output from a low cost frequency crystal or clock input.

Using Phase-Locked-Loop (PLL) techniques, the device runs from a standard fundamental mode, inexpensive crystal or clock input.

Key Features

  • Packaged in 16 pin TSSOP Input crystal or clock frequency of 25 MHz (typical) Supports serial ATA Generation 1 Supports Fiber Channel Duty cycle of 45/55 Operating voltage of 3.3V Advanced, low power, CMOS process.

📥 Download Datasheet

Datasheet Details

Part number ICS426
Manufacturer ICS
File Size 111.25 KB
Description Serial ATA/Fibre Channel Clock Synthesizer
Datasheet download datasheet ICS426 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
ICS487-25 QUAD PLL Renesas
ICS49S625BIL Crystal-to-LVPECL/LVDS Clock Synthesizer Renesas
ICS-40180 Low-Noise Microphone InvenSense
ICS-40300 High SPL Analog Microphone InvenSense
ICS-40310 Low-Noise Microphone InvenSense

Other Datasheets by ICS

Part Number Description
ICS421-05 DIGITAL VIDEO CAMERA CLOCK
ICS421004I-01 CRYSTAL-TO-HSTL FREQUENCY SYNTHESIZER
ICS4231-03 Low EMI Clock Generator
ICS40004-11 CRYSTAL-TO LVCMOS/LVTTL FREQUENCY SYNTHESIZER
ICS4002I-01 CRYSTAL-TO-LVDS FREQUENCY SYNTHESIZER

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
www.DataSheet4U.com ICS426 Serial ATA/Fibre Channel Clock Synthesizer Features • • • • • • • Packaged in 16 pin TSSOP Input crystal or clock frequency of 25 MHz (typical) Supports serial ATA Generation 1 Supports Fiber Channel Duty cycle of 45/55 Operating voltage of 3.3V Advanced, low power, CMOS process Description The ICS426 was developed for serial ATA (SATA) and fiber channel. It generates a high quality, high frequency clock output from a low cost frequency crystal or clock input. Using Phase-Locked-Loop (PLL) techniques, the device runs from a standard fundamental mode, inexpensive crystal or clock input. Block Diagram VDD 4 S0:S1 X1 Crystal Oscillator X2 25 MHz Crystal or Clock Input PLL /Clock Synthesis Circuitry CLK Capacitors may be required with a crystal input.